

© 1995 National Semiconductor Corporation TL/H/10254

RRD-B30M75/Printed in U. S. A.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Total Supply Voltage	42V
Input Voltage	(Note 2)
Differential Input Current (Note 3)	\pm 10 mA
Output Current (Note 4)	Internally Limited
Power Dissipation (Note 5)	500 mW

ESD Tolerance (C = 100 pF, R = 1.5 k	Ω) ±2 kV
Junction Temperature	150°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10 sec.)	300°C
0 1 0	

Operating Temp. Range

LM6118

LM6218

LM6218A

-55°C to +125°C -40°C to +85°C -40°C to +85°C

Electrical Characteristics $\pm 5V \le V_S \le \pm 20V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, $I_{OUT} = 0A$, unless otherwise specified. Limits with standard type face are for $T_J = 25^{\circ}C$, and **Bold Face Type** are for **Temperature Extremes.**

Parameter	Conditions	Typ 25°C	LM6118 Limits (Notes 6 & 7)	LM6218A Limits (Note 6)	LM6218 Limits (Note 6)	Units
Input Offset Voltage	$V_{S} = \pm 15V$	0.2	1 2	1 2	3 4	mV (max)
Input Offset Voltage	$V^- + 3V \le V_{CM} \le V^+ - 3.5V$	0.3	1.5 2.5	1.5 2.5	3.5 4.5	mV (max)
Input Offset Current	$V^- + 3V \le V_{CM} \le V^+ - 3.5V$	20	50 250	50 100	100 200	nA (max)
Input Bias Current	$V^- + 3V \le V_{CM} \le V^+ - 3.5V$	200	350 950	350 950	500 1250	nA (max)
Input Common Mode Rejection Ratio	$\begin{array}{l} V^- + 3V \leq V_{CM} \leq V^+ - 3.5V \\ V_S = \pm 20V \end{array}$	100	90 85	90 85	80 75	dB (min)
Positive Power Supply Rejection Ratio	$\begin{array}{l} V^- = -15V\\ 5V \leq V^+ \leq 20V \end{array}$	100	90 85	90 85	80 75	dB (min)
Negative Power Supply Rejection Ratio	$V^+ = 15V - 20V \le V^- \le -5V$	100	90 85	90 85	80 75	dB (min)
Large Signal Voltage Gain	$\begin{array}{ll} V_{out}=\pm 15V & R_L=10k \\ V_S=\pm 20V \end{array}$	500	150 100	150 100	100 70	V/mV (min)
		200	50 30	50 30	40 25	V/mV (min)
V _O Output Voltage Swing	Supply = $\pm 20V$ R _L = 10k	17.3	±17	±17	±17	V (min)
Total Supply Current	$V_{S} = \pm 15V$	5.5	7 7.5	7 7.5	7 7.5	mA (max)
Output Current Limit	$V_{S} = \pm 15V$, Pulsed	65	100	100	100	mA (max)
Slew Rate, $Av = -1$		140	100 50	100 50	100 50	V/µs (min)
Slew Rate, $Av = +1$		75	50 30	50 30	50 30	V/µs (min)
Gain-Bandwidth Product	$V_{S}=\pm15V, f_{0}=200 \text{ kHz}$	17	14	14	13	MHz (min)
0.01% Settling Time $A_V = -1$	$\label{eq:solution} \begin{split} \Delta V_{out} &= 10 \text{V}, \text{V}_{\text{S}} = \pm 15 \text{V}, \\ \text{R}_{\text{S}} &= \text{R}_{\text{f}} = 2 \text{k}, \text{C}_{\text{f}} = 10 \text{ pF} \end{split}$	400				ns
Input Capacitance	Inverter	5				pF
	Follower	3				pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Input voltage range is (V $^+ \ - \ 1V)$ to (V $^-).$


Note 3: The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA.


Note 4: Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipation must be taken into account and heat sinking provided when necessary.

Note 5: Devices must be derated using a thermal resistance of 90° C/W for the N, J and WM packages.


Note 6: Limits are guaranteed by testing or correlation.

Note 7: A military RETS specification is available on request. At the time of printing, LM6118J/883 and LM6118E/883 RETS spec complied with the **Boldface** limits in this column.





Typical Performance Characteristics (Continued)



TL/H/10254-8

Application Information

General

The LM6118 series are high-speed, fast-settling dual opamps. To insure maximum performance, circuit board layout is very important. Minimizing stray capacitance at the inputs and reducing coupling between the amplifier's input and output will minimize problems.

Supply Bypassing

To assure stability, it is recommended that each power supply pin be bypassed with a 0.1 μF low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is recommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary.

Power Dissipation

These amplifiers are specified to 20 mA output current. If accompanied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resistance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an N package with large areas of copper on the pc board is recommended.


Amplifier Shut Down

If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the V^- pin. This will reduce the power supply current by approximately 25%.

Capacitive Loading

Maximum capacitive loading is about 50 pF for a closed-loop gain of \pm 1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capacitive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section.

To drive larger capacitive loads at low closed-loop gains, isolate the amplifier output from the capacitive load with 50Ω . Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input.




Application Information (Continued)


Examples of unity gain connections for a voltage follower, Inverter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1-C1 time constants and capacitive loads will have an effect on settling times.


Input Bias Current Compensation


Input bias current of the first op amp can be reduced or balanced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias current to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current.


Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second circuit (b) for compensating bias currents for both inputs.

















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.