300 V/μs



# LM6164/LM6264/LM6364 High Speed Operational Amplifier

# **General Description**

The LM6164 family of high-speed amplifiers exhibits an excellent speed-power product in delivering 300V per  $\mu s$  and 175 MHz GBW (stable down to gains as low as  $\pm 5$ ) with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to  $\pm 5$ V.

These amplifiers are built with National's VIP™ (Vertically Integrated PNP) process which produces fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

VIP™ is a trademark of National Semiconductor Corporation.

# Features ■ High slew rate


■ High GBW product	175 MHz
■ Low supply current	5 mA
■ Fast settling	100 ns to 0.1%
■ Low differential gain	<0.1%
■ Low differential phase	<0.1°
■ Wide supply range	4.75V to 32V


# ■ Stable with unlimited capacitive load


## **Applications**

- Video amplifier
- Wide-bandwidth signal conditioning
- Radar
- Sonar

# **Connection Diagrams**







Top View
NS Package Number E20A

#### NS Package Number J08A, M08A or N08E

		NSC			
$\begin{array}{l} \textbf{Military} \\ -55^{\circ}\textbf{C} \leq \textbf{T}_{\textbf{A}} \leq \ +\ \textbf{125}^{\circ}\textbf{C} \end{array}$			Package	Drawing	
	LM6264N	LM6364N	8-Pin Molded DIP	N08E	
LM6164J/883 5962-8962401PA			8-Pin Ceramic DIP	J08A	
		LM6364M	8-Pin Molded Surface Mt.	M08A	
LM6164E/883 5962-89624012A			20-Lead LCC	E20A	
LM6164W/883 5962-8962401HA			10-Pin Ceramic Flatpak	W10A	

### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sup>+</sup> - V<sup>-</sup>) 36V Differential Input Voltage (Note 6)  $\pm 8V$  Common-Mode Input Voltage (Note 10) (V<sup>+</sup> - 0.7V) to (V<sup>-</sup> + 0.7V) Output Short Circuit to Gnd (Note 1) Continuous Soldering Information Dual-In-Line Package (N, J) Soldering (10 sec.) 260°C Small Outline Package (M)

 Small Outline Package (M)
 215°C

 Vapor Phase (60 sec.)
 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Max Junction Temperature (Note 2)  $150^{\circ}$ C ESD Tolerance (Notes 6 & 7)  $\pm 700$ V

### **Operating Ratings**

Temperature Range (Note 2)

 $\begin{array}{lll} LM6164 & -55^{\circ}C \leq T_{J} \leq +125^{\circ}C \\ LM6264 & -25^{\circ}C \leq T_{J} \leq +85^{\circ}C \\ LM6364 & 0^{\circ}C \leq T_{J} \leq +70^{\circ}C \\ \\ Supply Voltage Range & 4.75V to 32V \\ \end{array}$ 

**DC Electrical Characteristics** The following specifications apply for Supply Voltage  $=\pm15V$ ,  $V_{CM}=0$ ,  $R_L\geq 100~k\Omega$  and  $R_S=50\Omega$  unless otherwise noted. **Boldface** limits apply for  $T_A=T_J=T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A=T_J=25^{\circ}C$ .

Symbol P		Conditions	Тур	LM6164	LM6264	LM6364 Limit (Note 3)	Units
	Parameter			Limit (Notes 3, 11)	Limit (Note 3)		
V <sub>OS</sub>	Input Offset Voltage		2	4 <b>6</b>	4 <b>6</b>	9 <b>11</b>	mV max
V <sub>OS</sub> Drift	Input Offset Voltage Average Drift		6				μV/°C
I <sub>b</sub>	Input Bias Current		2.5	3 <b>6</b>	3 <b>5</b>	5 <b>6</b>	μA max
los	Input Offset Current		150	350 <b>800</b>	350 <b>600</b>	1500 <b>1900</b>	mA max
I <sub>OS</sub> Drift	Input Offset Current Average Drift		0.3				nA/°C
R <sub>IN</sub>	Input Resistance	Differential	100				kΩ
C <sub>IN</sub>	Input Capacitance		3.0				pF
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{OUT}=\pm 10V, R_L=2 k\Omega$ (Note 9)	2.5	1.8 <b>0.9</b>	1.8 <b>1.2</b>	1.3 <b>1.1</b>	V/mV min
		$R_L = 10 \text{ k}\Omega$	9				
V <sub>CM</sub> Input Common-Mode Voltage Range	Supply = ±15V	+14.0	+13.9 + <b>13.8</b>	+ 13.9 + <b>13.8</b>	+ 13.8 + <b>13.7</b>	V min	
		-13.5	-13.3 - <b>13.1</b>	-13.3 - <b>13.1</b>	-13.2 - <b>13.1</b>	V min	
	Supply = +5V (Note 4)	4.0	3.9 <b>3.8</b>	3.9 <b>3.8</b>	3.8 <b>3.7</b>	V min	
			1.5	1.7 <b>1.9</b>	1.7 <b>1.9</b>	1.8 <b>1.9</b>	V max
CMRR	Common-Mode Rejection Ratio	$-10V \le V_{CM} \le +10V$	105	86 <b>80</b>	86 <b>82</b>	80 <b>78</b>	dB min
PSRR	Power Supply Rejection Ratio	$\pm 10 \text{V} \le \text{V} \pm \le \pm 16 \text{V}$	96	86 <b>80</b>	86 <b>82</b>	80 <b>78</b>	dB min

**DC Electrical Characteristics** The following specifications apply for Supply Voltage  $=\pm 15V$ ,  $V_{CM}=0$ ,  $R_L\geq 100~k\Omega$  and  $R_S=50\Omega$  unless otherwise noted. **Boldface** limits apply for  $T_A=T_J=T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A=T_J=25^{\circ}C$ . (Continued)

				LM6164	LM6264	LM6364			
Symbol	Parameter	Conditions	Тур	Limit (Notes 3, 11)	Limit (Note 3)	Limit (Note 3)	Units		
Vo	Output Voltage Swing	Supply = $+5V$ and R <sub>L</sub> = $2 k\Omega$	+ 14.2	+ 13.5 + <b>13.3</b>	+ 13.5 + <b>13.3</b>	+ 13.4 + <b>13.3</b>	V min		
			-13.4	−13.0 − <b>12.7</b>	-13.0 - <b>12.8</b>	-12.9 - <b>12.8</b>	V min		
		Supply = $+5V$ and R <sub>L</sub> = $2 k\Omega$	4.2	3.5 <b>3.3</b>	3.5 <b>3.3</b>	3.4 <b>3.3</b>	V min		
		(Note 9)	(Note 9)	(Note 9)	1.3	1.7 <b>2.0</b>	1.7 <b>1.9</b>	1.8 <b>1.9</b>	V max
	Output Short Circuit Current	Source	65	30 <b>20</b>	30 <b>25</b>	30 <b>25</b>	mA min		
		Sink	65	30 <b>20</b>	30 <b>25</b>	30 <b>25</b>	mA min		
Is	Supply Current		5.0	6.5 <b>6.8</b>	6.5 <b>6.7</b>	6.8 <b>6.9</b>	mA min		

**AC Electrical Characteristics** The following specifications apply for Supply Voltage  $=\pm 15V$ ,  $V_{CM}=0$ ,  $R_L \ge 100~k\Omega$  and  $R_S=50\Omega$  unless otherwise noted. **Boldface** limits apply for  $T_A=T_J=T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A=T_J=25^{\circ}C$ .

Symbol	Parameter	Conditions	Тур	LM6164	LM6264	LM6364	
				Limit (Notes 3, 11)	Limit (Note 3)	Limit (Note 3)	Units
GBW	Gain-Bandwidth Product	F = 20 MHz	175	140 <b>100</b>	140 <b>120</b>	120 <b>100</b>	MHz
		Supply = ±5V	120				min
SR	Slew Rate	A <sub>V</sub> = +5 (Note 8)	300	200 <b>180</b>	200 <b>180</b>	200 <b>180</b>	V/µs
		Supply = ±5V	200				min
PBW	Power Bandwidth	$V_{OUT} = 20 V_{PP}$	4.5				MHz
T <sub>S</sub>	Settling Time	10V Step to 0.1% $A_V = -4$ , $R_L = 2 k\Omega$	100				ns
φ <sub>m</sub>	Phase Margin	$A_V = +5$	45				Deg
A <sub>D</sub>	Differential Gain	NTSC, A <sub>V</sub> = +10	< 0.1				%
φD	Differential Phase	NTSC, A <sub>V</sub> = +10	< 0.1				Deg
e <sub>np-p</sub>	Input Noise Voltage	F = 10 kHz	8				nV/√Hz
i <sub>np-p</sub>	Input Noise Current	F = 10 kHz	1.5				pA/√Hz

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 2: The typical junction-to-ambient thermal resistance of the molded plastic DIP (N) is 105°C/Watt, the molded plastic SO (M) package is 155°C/Watt, and the cerdip (J) package is 125°C/Watt. All numbers apply for packages soldered directly into a printed circuit board.

Note 3: Limits are guaranteed by testing or correlation.

Note 4: For single supply operation, the following conditions apply:  $V_+ = 5V$ ,  $V_- = 0V$ ,  $V_{CM} = 2.5V$ ,  $V_{OUT} = 2.5V$ . Pin 1 & Pin 8 ( $V_{OS}$  Adjust) are each connected to Pin 4 ( $V_-$ ) to realize maximum output swing. This connection will degrade  $V_{OS}$ .

Note 5:  $C_1 \le 5 pF$ 

Note 6: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially V<sub>OS</sub>, I<sub>OS</sub>, and Noise)


Note 7: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with 1500 $\Omega$ .

Note 8:  $V_{IN}=4V$  step. For supply  $=\pm5V$ ,  $V_{IN}=1V$  step.

Note 9: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.


Note 10: The voltage between V<sup>+</sup> and either input pin must not exceed 36V.

Note 11: A military RETS electrical test specification is available on request. At the time of printing, the LM6164J/883 RETS spec complied with the **Boldface** limits in this column. The LM6164J/883 may also be procured as Standard Military Drawing #5962-8962401PA.




# Typical Performance Characteristics (R<sub>L</sub> = 10 k $\Omega$ , T<sub>A</sub> = 25°C unless otherwise specified) (Continued)

### Differential Gain (Note)




TL/H/9153-6

### Differential Phase (Note)




Note: Differential gain and differential phase measured for four series LM6364 op amps in series with an LM6321 buffer. Error added by LM6321 is negligible. Test performed using Tektronix Type 520 NTSC test system. Configured with a gain of +5 (each output attenuated by 80%)


Step Response; Av = +5




TIME (50 ns/div)

TL/H/9153-1











TL/H/9153-9


# Typical Performance Characteristics (R<sub>L</sub> = 10 k $\Omega$ , T<sub>A</sub> = 25°C unless otherwise specified) (Continued)















# **Simplified Schematic**



TL/H/9153-3

### **Applications Tips**

The LM6364 has been compensated for gains of 5 or greater (over specified ranges of temperature, power supply voltage, and load). Since this compensation involved adding emitter-degeneration resistors in the op amp's input stage, the open-loop gain was reduced as the stability increased. Gain error due to reduced  $A_{VOL}$  is most apparent at high gains; thus, the uncompensated LM6365 is appropriate for gains of 25 or more. If unity-gain operation is desired, the LM6361 should be used. The LM6361, LM6364, and LM6365 have the same high slew rate (typically 300 V/ $\mu$ s), regardless of their compensation.

The LM6364 is unusually tolerant of capacitive loads. Most op amps tend to oscillate when their load capacitance is greater than about 200 pF (in low-gain circuits). However, load capacitance on the LM6364 effectively increases its compensation capacitance, thus slowing the op amp's response and reducing its bandwidth. The compensation is not ideal, though, and ringing or oscillation may occur in low-gain circuits with large capacitive loads. To overcompensate the LM6364 for operation at gains less than 5, a


series resistor-capacitor network should be added between the input pins (as shown in the Typical Applications, Noise Gain Compensation) so that the high-frequency noise gain rises to at least 5.

Power supply bypassing will improve the stability and transient response of the LM6364, and is recommended for every design.  $0.01~\mu\mathrm{F}$  to  $0.1~\mu\mathrm{F}$  ceramic capacitors should be used (from each supply "rail" to ground); if the device is far away from its power supply source, an additional  $2.2~\mu\mathrm{F}$  to  $10~\mu\mathrm{F}$  (tantalum) may be required for extra noise reduction. Keep all leads short to reduce stray capacitance and lead inductance, and make sure ground paths are low-impedance, especially where heavier currents will be flowing. Stray capacitance in the circuit layout can cause signal coupling between adjacent nodes, so that circuit gain unintentionally varies with frequency.

Breadboarded circuits will work best if they are built using generic PC boards with a good ground plane. If the op amps are used with sockets, as opposed to being soldered into the circuit, the additional input capacitance may degrade circuit performance.


# **Typical Applications**

#### Offset Voltage Adjustment




TL/H/9153-10

#### Video-Bandwidth Amplifier





TL/H/9153-12

### Noise-Gain Compensation for Gains $\leq 5$





 $R_X C_X \ge (2\pi \bullet 25 \text{ MHz})^{-1}$ 5  $R_X = R_1 + R_F (1 + R_1/R_2)$ 







## Physical Dimensions inches (millimeters) (Continued)








### Molded Package SO (M) Order Number LM6364M NS Package Number M08A



Molded Dual-In-Line Package (N) Order Number LM6264N or LM6364N NS Package Number N08E

# Physical Dimensions inches (millimeters) (Continued)



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408