

# LMC6462 Dual/LMC6464 Quad **Micropower, Rail-to-Rail Input** and Output CMOS Operational Amplifier

#### **General Description**

The LMC6462/4 is a micropower version of the popular LMC6482/4, combining Rail-to-Rail Input and Output Range with very low power consumption.

The LMC6462/4 provides an input common-mode voltage range that exceeds both rails. The rail-to-rail output swing of the amplifier, guaranteed for loads down to 25 k $\Omega$ , assures maximum dynamic sigal range. This rail-to-rail performance of the amplifier, combined with its high voltage gain makes it unique among rail-to-rail amplifiers. The LMC6462/4 is an excellent upgrade for circuits using limited common-mode range amplifiers.

The LMC6462/4, with guaranteed specifications at 3V and 5V, is especially well-suited for low voltage applications. A quiescent power consumption of 60  $\mu$ W per amplifier (at V<sub>S</sub> = 3V) can extend the useful life of battery operated systems. The amplifier's 150 fA input current, low offset voltage of 0.25 mV, and 85 dB CMRR maintain accuracy in batterypowered systems.


Features (Typical unless otherwise noted)

- Ultra Low Supply Current
- Guaranteed Characteristics at 3V and 5V
- Rail-to-Rail Input Common-Mode Voltage Range
- Rail-to-Rail Output Swing
- (within 10 mV of rail,  $V_S = 5V$  and  $R_L = 25 \text{ k}\Omega$ )
- Low Input Current Low Input Offset Voltage


#### **Applications**

- Battery Operated Circuits
- Transducer Interface Circuits
- Portable Communication Devices
- Medical Applications
- Battery Monitoring

## **Connection Diagrams**



**Top View** 



Top View

### **Ordering Information**

	Tem	NSC	Transport Media	
Package	Military -55°C to +125°C	Drawing		
8-Pin Molded DIP	LMC6462AMN	LMC6462AIN, LMC6462BIN	N08E	Rails
8-Pin SO-8		LMC6462AIM, LMC6462BIM LMC6462AIMX, LMC6462BIMX	M08A M08A	Rails Tape and Reel
14-Pin Molded DIP	LMC6464AMN	LMC6464AIN, LMC6464BIN	N14A	Rails
14-Pin SO-14		LMC6464AIM, LMC6464BIM LMC6464AIMX, LMC6464BIMX	M14A M14A	Rails Tape and Ree

© 1995 National Semiconductor Corporation TL/H/12051 RRD-B30M75/Printed in U. S. A.

MC6462 ail-to-Rail Input and Output CMOS Operational Amplifier ual/LMC6464 Quad Micropowe

February 1995

20 µA/Amplifier

150 fA

0.25 mV

#### Absolute Maximum Ratings (Note 1)

Differential Input Voltage

Voltage at Input/Output Pin Supply Voltage ( $V^+ - V^-$ )

Current at Input Pin (Note 12)

Current at Power Supply Pin

Storage Temperature Range Junction Temperature (Note 4)

Current at Output Pin (Notes 3, 8)

Lead Temp. (Soldering, 10 sec.)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. ESD Tolerance (Note 2) 2.0 kV

#### **Operating Ratings** (Note 1)

Supply Voltage	$3.0V \leq V^+ \leq 15.5V$
Junction Temperature Range	
LMC6462AM, LMC6464AM	$-55^{\circ}C \le T_{J} \le +125^{\circ}C$
LMC6462AI, LMC6464AI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
LMC6462BI, LMC6464BI	$-40^{\circ}C \le T_J \le +85^{\circ}C$
Thermal Resistance ( $\theta_{JA}$ )	
N Package, 8-Pin Molded DIP	115°C/W
M Package, 8-Pin Surface Mount	193°C/W
N Package, 14-Pin Molded DIP	81°C/W
M Package, 14-Pin Surface Mour	nt 126°C/W

### **5V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1M$ . Boldface limits apply at the temperature extremes.

 $\pm$  Supply Voltage (V^+) + 0.3V, (V^-) - 0.3V

-65°C to +150°C

16V

 $\pm 5 \text{ mA}$ 

40 mA

260°C

150°C

 $\pm$  30 mA

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		0.25	0.5 <b>1.2</b>	3.0 <b>3.7</b>	0.5 <b>1.5</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		1.5				μV/°C
IB	Input Current	(Note 13)	0.15	10	10	200	pA max
I <sub>OS</sub>	Input Offset Current	(Note 13)	0.075	5	5	100	pA max
C <sub>IN</sub>	Common-Mode Input Capacitance		3				pF
R <sub>IN</sub>	Input Resistance		>10				Tera $\Omega$
CMRR Common Mode Rejection Ratio		$\begin{array}{l} 0V \leq V_{CM} \leq 15.0V, \\ V^+  =  15V \end{array}$	85	70 67	65 <b>62</b>	70 65	dB
		$\begin{array}{l} 0V \leq V_{CM} \leq 5.0V \\ V^+  =  5V \end{array}$	85	70 67	65 <b>62</b>	70 65	min
+ PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 15V,$ $V^- = 0V, V_O = 2.5V$	85	70 67	65 <b>62</b>	70 65	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5V \le V^{-} \le -15V,$ $V^{+} = 0V, V_{O} = -2.5V$	85	70 67	65 <b>62</b>	70 65	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 5V$ For CMRR $\ge 50 \text{ dB}$	-0.2	-0.10 <b>0.00</b>	-0.10 <b>0.00</b>	-0.10 <b>0.00</b>	V max
			5.30	5.25 <b>5.00</b>	5.25 <b>5.00</b>	5.25 <b>5.00</b>	V min
		$V^+ = 15V$ For CMRR $\ge 50 \text{ dB}$	-0.2	-0.15 <b>0.00</b>	-0.15 <b>0.00</b>	-0.15 <b>0.00</b>	V max
			15.30	15.25 <b>15.00</b>	15.25 <b>15.00</b>	15.25 <b>15.00</b>	V min

Symbol	Parameter	Conditions		Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Unit
A <sub>V</sub>	Large Signal Voltage Gain	$\label{eq:RL} \begin{array}{ c c } R_L = 100 \ k\Omega & \\ (Note \ 7) & \\ \end{array} \qquad \qquad$		3000				V/m` min
			Sinking	400				V/m' min
		R <sub>L</sub> = 25 kΩ (Note 7)	Sourcing	2500				V/m min
			Sinking	200				V/m mir
V <sub>O</sub>	Output Swing	$V^+ = 5V$ $R_L = 100 \text{ k}\Omega \text{ to }V$	/+/2	4.995	4.990 <b>4.980</b>	4.950 <b>4.925</b>	4.990 <b>4.970</b>	V mir
				0.005	0.010 <b>0.020</b>	0.050 <b>0.075</b>	0.010 <b>0.030</b>	V ma:
		$V^+ = 5V$ $R_L = 25 k\Omega$ to $V^-$	+/2	4.990	4.975 <b>4.965</b>	4.950 <b>4.850</b>	4.975 <b>4.955</b>	V mir
				0.010	0.020 <b>0.035</b>	0.050 <b>0.150</b>	0.020 <b>0.045</b>	V ma
		$V^+ = 15V$ $R_L = 100 \text{ k}\Omega \text{ to } V$	/+/2	14.990	14.975 <b>14.965</b>	14.950 <b>14.925</b>	14.975 <b>14.955</b>	V mir
				0.010	0.025 <b>0.035</b>	0.050 <b>0.075</b>	0.025 <b>0.050</b>	V ma
		$V^+ = 15V$ $R_L = 25 k\Omega$ to $V^-$	+/2	14.965	14.900 <b>14.850</b>	14.850 <b>14.800</b>	14.900 <b>14.800</b>	V mir
				0.025	0.050 <b>0.150</b>	0.100 <b>0.200</b>	0.050 <b>0.200</b>	V ma
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, $V_O = 0V$		27	19 <b>15</b>	19 <b>15</b>	19 <b>15</b>	mA mir
	V + = 5V	Sinking, $V_{O} = 5V$		27	22 <b>17</b>	22 17	22 17	mA mir
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, $V_{O} = 0V$		38	24 <b>17</b>	24 <b>17</b>	24 <b>17</b>	mA mir
	V <sup>+</sup> = 15V	Sinking, V <sub>O</sub> = 12 (Note 8)	V	75	55 <b>45</b>	55 <b>45</b>	55 <b>45</b>	mA mir
IS	Supply Current	Dual, LMC6462 V <sup>+</sup> = +5V, V <sub>O</sub> = V <sup>+</sup> /2		40	55 <b>70</b>	55 <b>70</b>	55 <b>7 5</b>	μA ma
		Quad, LMC6464 V <sup>+</sup> = +5V, V <sub>O</sub>	= V+/2	80	110 <b>140</b>	110 <b>140</b>	110 <b>150</b>	μA ma
		Dual, LMC6462 V <sup>+</sup> = +15V, V <sub>O</sub>	= V <sup>+</sup> /2	50	60 70	60 70	60 75	μA ma
		Quad, LMC6464 V <sup>+</sup> = +15V, V <sub>O</sub>	= V <sup>+</sup> /2	90	120 <b>140</b>	120 <b>140</b>	120 <b>150</b>	μA ma


Г


Unless o	<b>CELECTRICAL Chara</b> therwise specified, all limits e limits apply at the tempera	guaranteed for	$T_J = 25^{\circ}C,$	V <sup>+</sup> = 5V, V <sup>-</sup> =	= 0V, V <sub>CM</sub> = V	$T_{\rm O}=V^+/2$ and F	$R_L > 1M.$
Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	28	15 <b>8</b>	15 <b>8</b>	15 <b>8</b>	V/ms min
GBW	Gain-Bandwidth Product	V <sup>+</sup> = 15V	50				kHz
φm	Phase Margin		50				Deg
G <sub>m</sub>	Gain Margin		15				dB
	Amp-to-Amp Isolation	(Note 10)	130				dB
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1  kHz $V_{CM} = 1 \text{V}$	80				nV/√Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 1 kHz	0.03				pA/√Hz


**3V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 3V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1M. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		0.9	2.0 <b>2.7</b>	3.0 <b>3.7</b>	2.0 <b>3.0</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		2.0				μV/°C
IB	Input Current	(Note 13)	0.15	10	10	200	pА
I <sub>OS</sub>	Input Offset Current	(Note 13)	0.075	5	5	100	pА
CMRR	Common Mode Rejection Ratio	$0V \leq V_{CM} \leq 3V$	74	60	60	60	dB min
PSRR	Power Supply Rejection Ratio	$3V \le V^+ \le 15V, V^- = 0V$	80	60	60	60	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	For CMRR $\geq$ 50 dB	-0.10	0.0	0.0	0.0	V max
			3.0	3.0	3.0	3.0	V min
Vo	Output Swing	$R_L=25k\Omega$ to V $^+$ /2	2.95	2.9	2.9	2.9	V min
			0.15	0.1	0.1	0.1	V max
IS	Supply Current	Dual, LMC6462 V <sub>O</sub> = V <sup>+</sup> /2	40	55 70	55 70	55 70	μΑ
		Quad, LMC6464 V <sub>O</sub> = V <sup>+</sup> /2	80	110 <b>140</b>	110 <b>140</b>	110 <b>140</b>	μA max

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Uni
SR	Slew Rate	(Note 11)	23				V/m
GBW	Gain-Bandwidth Product		50				kH
maximum all Note 4: Th $P_D = (T_{J(m)})$ Note 5: Typ Note 6: All Note 7: V <sup>+</sup> Note 8: Do	lifes to both single supply and split- lowed junction temperature of 150° e maximum power dissipation is a $_{axi}$ – $T_A$ )/ $\theta_{AA}$ . All numbers apply for ical Values represent the most likel imits are guaranteed by testing or s = 15V, V <sub>CM</sub> = 7.5V and R <sub>L</sub> conn not short circuit output to V <sup>+</sup> , when = 15V. Connected as Voltage Fol	C. Output currents in $f_{J(max)}$ , or packages soldered ly parametric norm. statistical analysis. eected to 7.5V. For So n V <sup>+</sup> is greater than 1	excess of $\pm 30$ n $\theta_{JA}$ , and T <sub>A</sub> . Ti directly into a PC urcing tests, 7.5V 13V or reliability v	nA over long term ma he maximum allowab c board. / $\leq$ V <sub>O</sub> $\leq$ 11.5V. For will be adversely affect	y adversely affect reli le power dissipation Sinking tests, $3.5V \le$ ted.	ability. at any ambient temp $V_0 \leq 7.5 V. \label{eq:V0}$	-
	put referred, $V^+ = 15V$ and $R_L =$						
	onnected as Voltage Follower with 2						
	niting input pin current is only nece aranteed limits are dictated by test			-		typical value	
	r guaranteed Military Temperature		-			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	







#### **Application Information**

#### 1.0 Input Common-Mode Voltage Range

The LMC6462/4 has a rail-to-rail input common-mode voltage range. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.





FIGURE 1. An Input Voltage Signal Exceeds the LMC6462/4 Power Supply Voltage with No Output Phase Inversion

The absolute maximum input voltage at V<sup>+</sup> = 3V is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, possibly affecting reliability. The input current can be externally limited to  $\pm 5$  mA, with an input resistor, as shown in *Figure 3*.




#### 2.0 Rail-to-Rail Output

The approximated output resistance of the LMC6462/4 is 180 $\Omega$  sourcing, and 130 $\Omega$  sinking at V<sub>S</sub> = 3V, and 110 $\Omega$  sourcing and 83 $\Omega$  sinking at V<sub>S</sub> = 5V. The maximum output swing can be estimated as a function of load using the calculated output resistance.

#### 3.0 Capacitive Load Tolerance


The LMC6462/4 can typically drive a 200 pF load with V<sub>S</sub> = 5V at unity gain without oscillating. The unity gain follower is the most sensitive configuration to capacitive load. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. If there is a resistive component of the load in parallel to the capacitive component, the isolation resistor and the resistive load create a voltage divider at the output. This introduces a DC error at the output.



*Figure 5* displays the pulse response of the LMC6462/4 circuit in *Figure 4*.


Another circuit, shown in *Figure 6*, is also used to indirectly drive capacitive loads. This circuit is an improvement to the circuit shown in *Figure 4* because it provides DC accuracy as well as AC stability. R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 should be experimentally determined by the system designer for the desired pulse response. Increased capacitive drive is possible by increasing the value of the capacitor in the feedback loop.



The pulse response of the circuit shown in *Figure 6* is shown in *Figure 7*.

# 4.0 Compensating for Input Capacitance

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6462/4. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase margins.



TL/H/12051-12

FIGURE 8. Canceling the Effect of Input Capacitance The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 8*), C<sub>F</sub>, is first estimated by:


$$\frac{1}{2\pi R_1 \, C_{IN}} \geq \frac{1}{2\pi R_2 \, C_F}$$

 $R_1 \, C_{IN} \leq R_2 \, C_F \label{eq:R1}$  which typically provides significant overcompensation.


Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C<sub>F</sub> may be different. The values of C<sub>F</sub> should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

#### 5.0 Offset Voltage Adjustment

Offset voltage adjustment circuits are illustrated in *Figures 9* and *10*. Large value resistances and potentiometers are used to reduce power consumption while providing typically  $\pm 2.5$  mV of adjustment range, referred to the input, for both configurations with V<sub>S</sub> =  $\pm 5$ V.



TL/H/12051-13 FIGURE 9. Inverting Configuration Offset Voltage Adjustment



TL/H/12051-14

FIGURE 10. Non-Inverting Configuration Offset Voltage Adjustment

#### 6.0 Spice Macromodel

A Spice macromodel is available for the LMC6462/4. This model includes a simulation of:

- Input common-mode voltage range
- Frequency and transient response
- · GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact the National Semiconductor Customer Response Center to obtain an operational amplifier Spice model library disk.

#### Application Information (Continued)

# 7.0 Printed-Circuit-Board Layout for High-Impedance Work

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6462/4, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6462's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 11. To have a significant effect, guard rings should be placed in both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 30 times degradation from the LMC6462/4's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of  $10^{11}\Omega$  would cause only 0.05 pA of leakage current. See Figures 12a, 12b and 12c for typical connections of guard rings for standard op-amp configurations.




FIGURE 11. Example of Guard Ring in P.C. Board Layout





FIGURE 12. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 13*.



#### Application Information (Continued)

#### **8.0 Instrumentation Circuits**

The LMC6464 has the high input impedance, large common-mode range and high CMRR needed for designing instrumentation circuits. Instrumentation circuits designed with the LMC6464 can reject a larger range of commonmode signals than most in-amps. This makes instrumentation circuits designed with the LMC6464 an excellent choice for noisy or industrial environments. Other applications that benefit from these features include analytic medical instruments, magnetic field detectors, gas detectors, and siliconbased transducers.

A small valued potentiometer is used in series with Rg to set the differential gain of the three op-amp instrumentation circuit in *Figure 14*. This combination is used instead of one large valued potentiometer to increase gain trim accuracy and reduce error due to vibration.






FIGURE 14. Low Power Three Op-Amp Instrumentation Amplifier

A two op-amp instrumentation amplifier designed for a gain of 100 is shown in *Figure 15.* Low sensitivity trimming is made for offset voltage, CMRR and gain. Low cost and low power consumption are the main advantages of this two opamp circuit. Higher frequency and larger common-mode range applications are best facilitated by a three op-amp instrumentation amplifier.






#### Application Information (Continued)

For single supply 5V operation, the output of the circuit will swing from 0V to 5V. The voltage divider set up R2, R3 and  $R_4$  will cause the non-inverting input of the LMC6462 to move from 1.67V (1/<sub>3</sub> of 5V) to 3.33V (7/<sub>2</sub> of 5V). This voltage behaves as the threshold voltage.

 $\mathsf{R}_1$  and  $\mathsf{C}_1$  determine the time constant of the circuit. The  $\left(\frac{1}{2\Delta t}\right)$ , where  $\Delta t$  is the time frequency of oscillation, fOSC is the amplifier input takes to move from 1.67V to 3.33V. The calculations are shown below.

$$1.67 = 5\left(1 - e^{-\frac{t_1}{\tau}}\right)$$
  
where  $\tau = RC = 0.68$  seconds  
 $\rightarrow t_1 = 0.27$  seconds.  
and  
$$3.33 = 5\left(1 - e^{-\frac{t_2}{\tau}}\right)$$
  
 $\rightarrow t_2 = 0.75$  seconds  
Then,  $f_{OSC} = \left(\frac{1}{2\Delta t}\right)$   
 $= \frac{1}{2(0.75 - 0.27)}$   
 $= 1 \text{ Hz}$ 


#### LOW FREQUENCY NULL





Output offset voltage is the error introduced in the output voltage due to the inherent input offset voltage VOS, of an amplifier.

Output Offset Voltage = (Input Offset Voltage) (Gain)

In the above configuration, the resistors  $R_5$  and  $R_6$  determine the nominal voltage around which the input signal,  $V_{\rm IN}$  should be symmetrical. The high frequency component of the input signal  $V_{\mbox{\scriptsize IN}}$  will be unaffected while the low frequency component will be nulled since the DC level of the output will be the input offset voltage of the LMC6462 plus the bias voltage. This implies that the output offset voltage due to the top amplifier will be eliminated.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.