

LMC7101 Tiny Low Power Operational Amplifier with Rail-To-Rail Input and Output

General Description

The LMC7101 is a high performance CMOS operational amplifier available in the space saving SOT 23-5 Tiny package. This makes the LMC7101 ideal for space and weight critical designs. The performance is similar to a single amplifier of the LMC6482/4 type, with rail-to-rail input and output, high open loop gain, low distortion, and low supply currents.

The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.


Features


- Tiny SOT23-5 package saves space—typical circuit layouts take half the space of SO-8 designs
- Guaranteed specs at 2.7V, 3V, 5V, 15V supplies
- Typical supply current 0.5 mA at 5V
- Typical total harmonic distortion of 0.01% at 5V
- 1.0 MHz gain-bandwidth
- Similar to popular LMC6482/4
- Input common-mode range includes V⁻ and V⁺
 Tiny package outside dimensions—120 x 118 x 56 mils, 3.05 x 3.00 x 1.43 mm

Applications

- Mobile communications
- Notebooks and PDAs
- Battery powered products
- Sensor interface







Ordering Information	NSC Drawing Number	Package Marking	Supplied As
LMC7101AIN	N08E	LMC7101AIN	Rails
LMC7101BIN	N08E	LMC7101BIN	Rails
LMC7101AIM5	MA05A	A00A	250 Units on Tape and Reel
LMC7101BIM5	MA05A	A00B	250 Units on Tape and Reel
LMC7101AIM5X	MA05A	A00A	3k Units Tape and Reel
LMC7101BIM5X	MA05A	A00B	3k Units Tape and Reel
	LMC7101AIN LMC7101BIN LMC7101AIM5 LMC7101BIM5 LMC7101AIM5X	LMC7101AIN N08E LMC7101BIN N08E LMC7101AIM5 MA05A LMC7101BIM5 MA05A LMC7101AIM5X MA05A	LMC7101AIN N08E LMC7101AIN LMC7101BIN N08E LMC7101BIN LMC7101AIM5 MA05A A00A LMC7101BIM5 MA05A A00B LMC7101AIM5X MA05A A00A



March 1995

© 1995 National Semiconductor Corporation TL/H/11991

RRD-B30M75/Printed in U. S. A.

Absolute Maximum Ratings (Note 1)

Difference Input Voltage

Current at Input Pin

Voltage at Input/Output Pin Supply Voltage ($V^+ - V^-$)

Current at Output Pin (Note 3)

Lead Temp. (Soldering, 10 sec.)

Current at Power Supply Pin

Storage Temperature Range Junction Temperature (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. ESD Tolerance (Note 2)

Recommended Operating Conditions (Note 1)

Conditions (N
--------------	---

Supply Voltage	$2.7V \leq V^+ \leq 15.5V$
Junction Temperature Range	
LMC7101AI, LMC7101BI	$-40^{\circ}C \leq T_J \leq +85^{\circ}C$
Thermal Resistance (θ_{JA})	
N Package, 8-Pin Molded DIP	115°C/W
M05A Package, 5-Pin Surface Mt.	325°C/W

2.7V Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, V⁺ = 2.7V, V^- = 0V, V_{CM} = V_O = $V^+/2$ and R_L > 1 $M\Omega.$ Boldface limits apply at the temperature extremes.

2000V

16V

 $\pm 5 \text{ mA}$

 \pm 35 mA

35 mA

260°C

150°C

 \pm Supply Voltage (V^+) + 0.3V, (V^-) - 0.3V

-65°C to +150°C

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V _{OS}	Input Offset Voltage	$V^+ = 2.7V$	0.11	6	9	mV max
TCV _{OS}	Input Offset Voltage Average Drift		1			μV/°C
IB	Input Bias Current		1.0	64	64	pA max
los	Input Offset Current		0.5	32	32	pA ma
R _{IN}	Input Resistance		>1			Tera
CMRR	Common-Mode Rejection Ratio	$\begin{array}{l} 0V \leq V_{CM} \leq 2.7V \\ V^+ = 2.7V \end{array}$	70	55	50	dB min
V _{CM}	Input Common-Mode Voltage Range	$V^+ = V$ For CMRR $\ge 50 \text{ dB}$	0.0	0.0	0.0	V min
			3.0	2.7	2.7	V max
PSRR	Power Supply Rejection Ratio	$V^+ = 1.35V \text{ to } 1.65V$ $V^- = -1.35V \text{ to } -1.65V$ $V_{CM} = 0$	60	50	45	dB min
C _{IN}	Common-Mode Input Capacitance		3			pF
VO	Output Swing	$R_L = 2 k\Omega$	2.45	2.15	2.15	V min
			0.25	0.5	0.5	V max
		$R_L = 10 k\Omega$	2.68	2.64	2.64	V min
			0.025	0.06	0.06	V max
I _S	Supply Current		0.5	0.81 0.95	0.81 0.95	mA max
SR	Slew Rate	(Note 8)	0.7			V/µs
GBW	Gain-Bandwidth Product		0.6			MHz

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V _{OS}	Input Offset Voltage		0.11	4	7 9	mV max
TCV _{OS}	Input Offset Voltage Average Drift		1			μV/°C
IB	Input Current		1.0	64	64	pA max
los	Input Offset Current		0.5	32	32	pA max
R _{IN}	Input Resistance		>1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$\begin{array}{l} 0V \leq V_{CM} \leq 3V \\ V^+ = 3V \end{array}$	74	64	60	db min
V _{CM}	Input Common-Mode Voltage Range	For CMRR \geq 50 dB	0.0	0.0	0.0	V min
			3.3	3.0	3.0	V max
PSRR	Power Supply Rejection Ratio	$V^+ = 1.5V \text{ to } 7.5V$ $V^- = -1.5V \text{ to } -7.5V$ $V_O = V_{CM} = 0$	80	68	60	dB min
C _{IN}	Common-Mode Input Capacitance		3			pF
Vo	Output Swing	$R_L = 2 k\Omega$	2.8	2.6	2.6	V min
			0.2	0.4	0.4	V max
		$R_L = 600\Omega$	2.7	2.5	2.5	V min
			0.37	0.6	0.6	V max
IS	Supply Current		0.5	0.81 0.95	0.81 0.95	mA max
Is	Supply Current	_	0.37	0.6 0.81	0.6 0.81	V m m

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V _{OS}	Input Offset Voltage	$V^+ = 5V$	0.11	3 5	7 9	mV max
TCV _{OS}	Input Offset Voltage Average Drift		1.0	-		μV/°C
IB	Input Current		1	64	64	pA max
los	Input Offset Current		0.5	32	32	pA ma:
R _{IN}	Input Resistance		>1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \leq V_{CM} \leq 5V$	82	65 60	60 55	db min
+ PSRR	Positive Power Supply Rejection Ratio	$V^+ = 5V \text{ to } 15V$ $V^- = 0V, V_0 = 1.5V$	82	70 65	65 62	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^{-} = -5V \text{ to } -15V$ $V^{+} = 0V, V_{O} = -1.5V$	82	70 65	65 62	dB min
V _{CM}	Input Common-Mode Voltage Range	For CMRR \ge 50 dB	-0.3	-0.20 0.00	-0.20 0.00	V min
			5.3	5.20 5.00	5.20 5.00	V max
C _{IN}	Common-Mode Input Capacitance		3			pF
Vo	Output Swing	$R_L = 2 k\Omega$	4.9	4.7 4.6	4.7 4.6	V min
			0.1	0.18 0.24	0.18 0.24	V max
		$R_L = 600\Omega$	4.7	4.5 4.24	4.5 4.24	V min
			0.3	0.5 0.65	0.5 0.65	V max
I _{SC}	Output Short Circuit Current	Sourcing, $V_{O} = 0V$	24	16 1 1	16 1 1	mA min
		Sinking, $V_{O} = 5V$	19	11 7.5	11 7.5	mA min
I _S	Supply Current		0.5	0.85 1.0	0.85 1.0	mA max

Symbol	Parameter	Conditions		Typ ote 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
T.H.D.	Total Harmonic Distortion	$\label{eq:F} \begin{array}{l} F = 10 \; kHz, A_V = -2 \\ R_L = 10 \; k\Omega, V_O = 4.0 \; V_F \end{array}$	PP	0.01			%
SR	Slew Rate			1.0			V/µs
GBW	Gain_Bandwidth Product			1.0			MHz
	C Electrical Chara = $0V$, $V_{CM} = 1.5V$, $V_O = V$						C, V+ =
Symbol	Parameter	Conditions	Typ (Note		-MC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V _{OS}	Input Offset Voltage		0.11				mV max
TCV _{OS}	Input Offset Voltage Average Drift		1.0				μV/°C
IB	Input Current		1.0		64	64	pA max
l _{OS}	Input Offset Current		0.5		32	32	pA max
R _{IN}	Input Resistance		>1				Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \leq V_{CM} \leq 15V$	82		70 65	65 60	dB min
+ PSRR	Positive Power Supply Rejection Ratio	$V^+ = 5V \text{ to } 15V$ $V^- = 0V, V_0 = 1.5V$	82		70 65	65 62	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^{-} = -5V \text{ to } -15V$ $V^{+} = 0V, V_{O} = -1.5V$	82		70 65	65 62	dB min
V _{CM}	Input Common-Mode Voltage Range	$V^+ = 5V$ For CMRR $\ge 50 \text{ dB}$	-0.3	3	-0.20 0.00	-0.20 0.00	V min
			15.3		15.20 15.00	15.20 15.00	V max
A _V	Large Signal Voltage Gain	$R_L = 2 k\Omega$ Sourcing (Note 7) Sinking	340		80 40 15	80 40 15	V/mV
			24		10	10	
		$\begin{array}{ll} R_L = 600\Omega & \text{Sourcing} \\ \text{(Note 7)} & \text{Sinking} \end{array}$	300 15		34 6	34 6	V/mV
C _{IN}	Input Capacitance		3				pF
Vo	Output Swing	$V^+ = 15V$ $R_L = 2 k\Omega$	14.7		14.4 14.2	14.4 14.2	V min
			0.16		0.32 0.45	0.32 0.45	V max
		$V^+ = 15V$ $R_L = 600\Omega$	14.1		13.4 13.0	13.4 13.0	V min
			0.5		1.0 1.3	1.0 1.3	V max
I _{SC}	Output Short Circuit Current	Sourcing, V _O = 0V (Note 9)	50		30 20	30 20	mA min
		Sinking, V _O = 12V (Note 9)	50		30 20	30 20	mA min
IS	Supply Current		0.8		1.50 1.7 1	1.50 1.7 1	mA max

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
SR	Slew Rate	V ⁺ = 15V (Note 8)	1.1	0.5 0.4	0.5 0.4	V/μs min
GBW	Gain-Bandwidth Product	$V^{+} = 15V$	1.1			MHz
φm	Phase Margin		45			Deg
G _m	Gain Margin		10			dB
e _n	Input-Referred Voltage Noise	F = 1 kHz $V_{CM} = 1 \text{V}$	37			nV √Hz
i _n	Input-Referred Current Noise	F = 1 kHz	1.5			$\frac{fA}{\sqrt{Hz}}$
T.H.D.	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 8.5 \text{ V}_{PP}$	0.01			%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 k Ω in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is PD = $(T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.


Note 6: All limits are guaranteed by testing or statistical analysis.


Г


Note 7: V⁺ = 15V, V_{CM} = 1.5V and R_L connect to 7.5V. For Sourcing tests, 7.5V \leq V_O \leq 12.5V. For Sinking tests, 2.5V \leq V_O \leq 7.5V.


Note 8: $V^+ = 15V$. Connected as a Voltage Follower with a 10V step input. Number specified is the slower of the positive and negative slew rates. $R_L = 100 \text{ k}\Omega$ connected to 7.5V. Amp excited with 1 kHz to produce $V_O = 10 \text{ Vpp}$.


Note 9: Do not short circuit output to V+ when V+ is greater than 12V or reliability will be adversely affected.














Application Information

1.0 Benefits of the LMC7101 Tiny Amp

Size. The small footprint of the SOT 23-5 packaged Tiny amp, $(0.120 \times 0.118 \text{ inches}, 3.05 \times 3.00 \text{ mm})$ saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

 $\mbox{Height.}$ The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

Signal Integrity. Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

Simplified Board Layout. The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

DIPs available for prototyping. LMC7101 amplifiers packaged in conventional 8-pin dip packages can be used for prototyping and evaluation without the need to use surface mounting in early project stages.

Tapes of ten for prototyping. The SOT23-5 packaged devices are available in convenient and economical ten unit tapes for prototypes, evaluation, and small production runs.

Low THD. The high open loop gain of the LMC7101 amp allows it to achieve very low audio distortion—typically 0.01% at 10 kHz with a 10 k Ω load at 5V supplies. This makes the Tiny an excellent for audio, modems, and low frequency signal processing.


Low Supply Current. The typical 0.5 mA supply current of the LMC7101 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

Wide Voltage Range. The LMC7101 is characterized at 15V, 5V and 3V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7101 a good choice for devices where the voltage may vary over the life of the batteries.

2.0 Input Common Mode Voltage Range

The LMC7101 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion of the output.

The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, adversely affecting reliability.



Applications that exceed this rating must externally limit the maximum input current to ± 5 mA with an input resistor as shown in *Figure 3*.




FIGURE 3. R_I Input Current Protection for Voltages Exceeding the Supply Voltage

3.0 Rail-To-Rail Output

The approximate output resistance of the LMC7101 is 180Ω sourcing and 130Ω sinking at $V_S=3V$ and 110Ω sourcing and 80Ω sinking at $V_S=5V$. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

4.0 Capacitive Load Tolerance

The LMC7101 can typically directly drive a 100 pF load with $V_S=15V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.




FIGURE 4. Resistive Isolation of a 330 pF Capacitive Load

5.0 Compensating for Input Capacitance when Using Large Value Feedback Resistors

When using very large value feedback resistors, (usually $>500~k\Omega)$ the large feed back resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 5*), C_f is first estimated by:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm f}}$$

$$R_1 C_{IN} \leq R_2 C_f$$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_F may be different. The values of C_F should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)






FIGURE 5. Cancelling the Effect of Input Capacitance







6.0 SPICE Macromodel

A SPICE macromodel is available for the LMC7101. This model includes simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current

 Output swing dependence on loading conditions and many more characteristics as listed on the macro model disk. Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.