

LMH6718

Dual, High Output, Programmable Gain Buffer

General Description

The LMH6718 is a dual, low cost high speed (130MHz) buffer which features user programmable gains of +2, +1, and -1V/V. The LMH6718 also has a new output stage that delivers high output drive current (200mA), but consumes minimal quiescent supply current (2.6mA/Amp) from a $\pm 5V$ supply. Its current feedback architecture, fabricated in an advanced complementary bipolar process, maintains consistent performance over a wide range of signal levels, and has a linear phase response up to one half of the -3dB frequency. The LMH6718 offers 0.1dB gain flatness to 30MHz and differential gain and phase errors of .04% and .03°. These features are ideal for professional and consumer video applications.

The LMH6718 offers superior dynamic performance with a 130MHz small-signal bandwidth, 600V/ μ s slew rate and 4.2ns rise/fall times ($2V_{STEP}$). The combination of low quiescent current, high output current drive, and high speed performance makes the LMH6718 well suited for many battery powered personal communication/computing systems. The ability to drive low impedance, high capacitive loads, makes the LMH6718 ideal for single ended cable applications. It also drives low impedance loads with minimum distortion. The LMH6718 will drive a 100 Ω load with only -84/-84dBc second/third harmonic distortion ($A_V = +2$, $V_{OUT} = 2V_{PP}$, $f = 1MHz$). It is also optimized for driving high currents into single-ended transformers and coils. When driving the input of high resolution A/D converters, the LMH6718 provides

excellent -88/-98dBc second/third harmonic distortion ($A_V = +2$, $V_{OUT} = 2V_{PP}$, $f = 1MHz$, $R_L = 1k\Omega$) and fast settling time.

The LMH6718 is fabricated using National's VIP10™ complimentary bipolar process.


Features

- 200mA output current
- .04%, .03° differential gain, phase
- 5.2mA supply current for 2 amplifiers
- 130MHz bandwidth ($A_V = +2$)
- -88/-98dBc HD2/HD3 (1MHz)
- 16ns settling to 0.05%
- 600V/ μ s slew rate
- Nominal supply range $\pm 2.5V$ to $\pm 6V$
- Improved replacement for CLC5632


Applications

- Video line driver
- Coaxial cable driver
- Twisted pair driver
- Transformer/coil driver
- High capacitive load driver
- Portable/battery powered applications
- A/D driver
- I/Q Channel Amplifier

Connection Diagram



Maximum Output Voltage vs. Load Resistance



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 5)

Human Body Model	2kV
Machine Model	200V
Supply Voltage	13.5
Output Current	(Note 3)
Common-Mode Input Voltage	V ⁺ - V ⁻
Maximum Junction Temperature	+150°C

Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering 10 sec) +300°C

Operating Ratings

Thermal Resistance

Package	(θ_{JC})	(θ_{JA})
SOIC	50°C/W	145°C/W
Nominal Operating Voltage	±2.5V to ±6V	
Operating Temperature Range	-40°C to +85°C	

+5V Electrical Characteristics (Note 2)

$V_V = +2$, $R_L = 100\Omega$, $V_S = +5V$ (Note 4), Unless Specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Frequency Domain Response						
SSBW	-3dB Bandwidth	$V_O = 0.5V_{PP}$	70	110		MHz
		$V_O = 2.0V_{PP}$		90		
SSBW	-0.1dB Bandwidth	$V_O = 0.5V_{PP}$		23		MHz
GFP	Gain Peaking	<200MHz, $V_O = 0.5V_{PP}$		0		dB
GFR	Gain Rolloff	<30MHz, $V_O = 0.5V_{PP}$		0.2		dB
LPD	Linear Phase Deviation	<30MHz, $V_O = 0.5V_{PP}$		0.12		deg
Time Domain Response						
Tr	Rise and Fall Time	2V Step		4.8		ns
Ts	Settling Time to 0.05%	1V Step		20		ns
OS	Overshoot	2V Step		5		%
SR	Slew Rate	2V Step	250	400		V/ μ s
Distortion And Noise Response						
HD2	2nd Harmonic Distortion	2V _{PP} , 1MHz		-85		dBc
		2V _{PP} , 1MHz; $R_L = 1k\Omega$		-88		
		2V _{PP} , 5MHz		-73		
HD3	3rd Harmonic Distortion	2V _{PP} , 1MHz		-89		dBc
		2V _{PP} , 1MHz, $R_L = 1k\Omega$		-91		
		2V _{PP} , 5MHz		-71		
XTLKA	Crosstalk (Input Referred)	10MHz, 1V _{PP}		-85		dB
Static, DC Performance						
V _{IO}	Input Offset Voltage			±.6	±10 ±20	mV
DV _{IO}	Average Drift			10		μ V/°C
I _{BN}	Input Bias Current (Non-Inverting)			±.6	±15 ±20	μ A
DI _{BN}	Average Drift			20		nA/°C
GACC	Gain Accuracy			±0.3	±1.5 ±2.0	%
	Internal Resistors (R _F , R _G)		750	950	1150	Ω
PSRR	Power supply Rejection Ratio	DC	50	60		dB
CMRR	Common Mode Rejection Ratio	DC	50 47	56		dB
I _{CC}	Supply Current per channel	$R_L = \infty$	2.0	2.4	3.0	mA
			1.9		3.1	
Miscellaneous Performance						
R _{IN}	Input Resistance (Non-Inverting)			0.38		M Ω

+5V Electrical Characteristics (Note 2) (Continued)

$A_V = +2$, $R_L = 100\Omega$, $V_S = +5V$ (Note 4), Unless Specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
C_{IN}	Input Capacitance (Non-Inverting)			2.2		pF
V_{CMH}	Input Voltage Range, High			4.2		V
V_{CML}	Input Voltage Range, Low			0.8		V
V_{ROH}	Output Voltage Range, High	$R_L = 100\Omega$	3.6 3.5	4.0		V
V_{ROL}	Output Voltage Range, Low	$R_L = 100\Omega$	1.4 1.3	1.0		V
V_{ROH}	Output Voltage Range, High	$R_L = \infty$		4.1		V
V_{ROL}	Output Voltage Range, Low	$R_L = \infty$		0.9		V
I_O	Output Current (Note 3)			170		mA
R_O	Output Resistance, Closed Loop	DC		.28		Ω

 $\pm 5V$ Electrical Characteristics (Note 2)

$A_V = +2$, $R_L = 100\Omega$, $V_{CC} = \pm 5V$; Unless Specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Frequency Domain Response						
SSBW	-3dB Bandwidth	$V_O = 1.0V_{PP}$	100	130		MHz
		$V_O = 4.0V_{PP}$		70		
SSBW	-0.1dB Bandwidth	$V_O = 1.0V_{PP}$		30		MHz
GFP	Gain Peaking	$<200MHz$, $V_O = 1.0V_{PP}$		0		dB
GFR	Gain Roll-off	$<300MHz$, $V_O = 1.0V_{PP}$		0.1		dB
LPD	Linear Phase Deviation	$<30MHz$, $V_O = 1.0V_{PP}$		0.1		deg
DG	Differential Gain	NTSC, $R_L = 150\Omega$.04		%
DP	Differential Phase	NTSC, $R_L = 150\Omega$.03		deg
Time Domain Response						
T_r	Rise and Fall Time	2V Step		4.2		ns
T_s	Settling Time to 0.05%	2V Step		17		ns
OS	Overshoot	2V Step		14		%
SR	Slew Rate	2V Step	400	600		V/ μs
Distortion And Noise Response						
HD2	2nd Harmonic Distortion	$2V_{PP}$, 1MHz		-84		dBc
		$2V_{PP}$, 1MHz; $R_L = 1k\Omega$		-88		
		$2V_{PP}$, 5MHz		-73		
HD3	3rd Harmonic Distortion	$2V_{PP}$, 1MHz		-84		dBc
		$2V_{PP}$, 1MHz; $R_L = 1k\Omega$		-98		
		$2V_{PP}$, 5MHz		-76		
	Equivalent Input Noise					
V_N	Voltage (e_{ni})	$>1MHz$		8		nV/ \sqrt{Hz}
I_{NN}	Non-Inverting Current (i_{bn})	$>1MHz$		9		pA/ \sqrt{Hz}
XTLKA	Crosstalk (Input Referred)	10MHz, $1V_{PP}$		-85		dB
Static, DC Performance						
V_{IO}	Input Offset Voltage			.2	± 9.5 ± 15	mV
DV_{IO}	Average Drift			5		$\mu V/^\circ C$
I_{BN}	Input Bias Current (Non-Inverting)			1.3	± 15 ± 20	μA
DI_{BN}	Average Drift			12		nA/ $^\circ C$

±5V Electrical Characteristics (Note 2) (Continued)

$A_V = +2$, $R_L = 100\Omega$, $V_{CC} = \pm 5V$; Unless Specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
GACC	Gain Accuracy			±0.3	±1.5 ±2.0	%
	Internal Resistor (R_F , R_G)		750	950	1150	Ω
PSRR	Power Supply Rejection Ratio	DC	50	62		dB
CMRR	Common Mode Rejection Ratio	DC	52 49	57		dB
I_{CC}	Supply Current per channel	$R_L = \infty$	2.2 2.1	2.6	3.3 3.4	mA

Miscellaneous Performance

R_{IN}	Input Resistance (Non-Inverting)			0.50		$M\Omega$
C_{IN}	Input Capacitance (Non-Inverting)			1.9		pF
CMVR	Common-Mode Voltage Range			±4.2		V
V_{RO}	Output Voltage Range	$R_L = 100\Omega$	3.6 3.5	±3.8		V
V_{RO}	Output Voltage Range	$R_L = \infty$		±4.0		V
I_O	Output Current (Note 3)			200		mA
R_O	Output Resistance, Closed Loop	DC		.28		Ω

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. See Applications Section for information on temperature de-rating of this device." Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted.

Note 3: The maximum current is determined by device power dissipation limitations. See the Power Dissipation section of the Application Division for more details.


Note 4: $V_S = V_{CC} - V_{EE}$

Note 5: Human body model, 1.5k Ω in series with 100pF. Machine model, 0 Ω in series with 200pF.


Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-pin SOIC	LMH6718MA	LMH6718MA	Rails	M08A
	LMH6718IMAX		2.5k Units Tape and Reel	


Typical Performance Characteristics ($A_V = +2$, $R_L = 100\Omega$, Unless Specified).




20040106




20040123




20040125



20040124




20040107




20040122

Typical Performance Characteristics ($A_V = +2$, $R_L = 100\Omega$, Unless Specified). (Continued)


Frequency Response vs. V_O ($A_V = 2$)




Frequency Response vs. V_O ($A_V = 2$)




Frequency Response vs. V_O ($A_V = 1$)




Frequency Response vs. V_O ($A_V = 1$)



Frequency Response vs. V_O ($A_V = -1$)




Frequency Response vs. V_O ($A_V = -1$)




Typical Performance Characteristics ($A_V = +2$, $R_L = 100\Omega$, Unless Specified). (Continued)

PSRR & CMRR




20040131

PSRR & CMRR




20040130

2nd & 3rd Harmonic Distortion vs. Frequency




20040113

2nd & 3rd Harmonic Distortion vs. Frequency




20040109

2nd & 3rd Harmonic Distortion $R_L = 25\Omega$



20040114


2nd & 3rd Harmonic Distortion $R_L = 25\Omega$



20040115


Typical Performance Characteristics ($A_V = +2$, $R_L = 100\Omega$, Unless Specified). (Continued)

2nd & 3rd Harmonic Distortion $R_L = 100\Omega$




20040110

2nd & 3rd Harmonic Distortion $R_L = 100\Omega$




20040111

2nd & 3rd Harmonic Distortion $R_L = 1k\Omega$




20040112

2nd & 3rd Harmonic Distortion $R_L = 1k\Omega$




20040108

Pulse Response



20040119


Pulse Response



20040118


Typical Performance Characteristics ($A_V = +2$, $R_L = 100\Omega$, Unless Specified). (Continued)

Closed Loop Output Resistance




20040121

Closed Loop Output Resistance




20040120

I_{BN} & V_{IO} vs. Temperature




20040134

I_{BN} & V_{IO} vs. Temperature




20040133

Settling Time vs. Accuracy




20040161

Channel Matching




20040103

Typical Performance Characteristics ($A_V = +2$, $R_L = 100\Omega$, Unless Specified). (Continued)



20040165



20040132

Application Section

LMH6718 OPERATION

The LMH6718 is a current feedback buffer fabricated in an advanced complementary bipolar process. The LMH6718 operates from a single 5V supply or dual $\pm 5V$ supplies. Operating from a single 5V supply, the LMH6718 has the following features:

- Gains of ± 1 , -1 , and $2V/V$ are achievable without external resistors
- Provides 170mA of output current
- Offers low $-88/-91$ dBc 2nd & 3rd harmonic distortion
- Provides BW > 110MHz

The LMH6718 performance is further enhanced in $\pm 5V$ supply applications as indicated in the **$\pm 5V$ Electrical Characteristics** table and the **$\pm 5V$ Typical Performance** plots.

LMH6718 DESIGN INFORMATION
CLOSED LOOP GAIN SELECTION

The LMH6718 is a current feedback op amp with $R_F = R_G = 1k\Omega$ on chip (in the package). Select from three closed loop gains without using any external gain or feedback resistors. Implement gains of $+2$, $+1$, and $-1V/V$ by connecting pins 2 and 3 (or 5 and 6) as described in the chart below.

Gain A_V	Input Connections	
	Non-Inverting (pins 3, 5)	Inverting (pins 2, 6)
$-1V/V$	ground	input signal
$+1V/V$	input signal	NC (open)
$+2V/V$	input signal	ground

The gain accuracy of the LMH6718 is excellent and stable over temperature change. The internal gain setting resistors, R_F and R_G are poly silicon resistors. Although their absolute values change with processing and temperature, their ratio (R_F/R_G) remains constant. If an external resistor is used in series with R_G , gain accuracy over temperature will suffer.

SINGLE SUPPLY OPERATION ($V_{CC} = +5V$, $V_{EE} = GND$)


The specifications given in the **$+5V$ Electrical Characteristics** table for single supply operation are measured with a common mode voltage (V_{CM}) of 2.5V. V_{CM} is the voltage around which the inputs are applied and the output voltages are specified.

Operating from a single +5V supply, the Common Mode Voltage Range (CMVR) of the LMH6718 is typically $+0.8V$ to $+4.2V$. The typical output range with $R_L = 100\Omega$ is $+1.0V$ to $+4.0V$.

For single supply DC coupled operation, keep input signal levels above 0.8V DC, AC coupling and level shifting the signal are recommended. The non-inverting and inverting configurations for both input conditions are illustrated in the following 2 sections.

DC COUPLED SINGLE SUPPLY OPERATION

Figure 1, Figure 2, and Figure 3 on the following page, show the recommended configurations for input signals that remain above 0.8V DC.




20040139

FIGURE 1. DC Coupled, $A_V = -1V/V$ Configuration

Application Section (Continued)


Note: R_t and R_L are tied to V_{cm} for minimum power consumption and maximum output swing. Channel 2 not shown.



20040140

FIGURE 2. DC Coupled, $A_V = +1V/V$ Configuration

Note: R_t , R_L and R_g are tied to V_{cm} for minimum power consumption and maximum output swing. Channel 2 not shown.




20040141

FIGURE 3. DC Coupled, $A_V = +2V/V$ Configuration

AC COUPLED SINGLE SUPPLY OPERATION

Figure 4, Figure 5, and Figure 6 show possible non-inverting and inverting configurations for input signals that go below 0.8V DC.



$$V_o = -V_{IN} + 2.5$$


$$\text{Low frequency cutoff} = \frac{1}{2\pi R_g C_C}$$

where $R_g = 1\text{ k}\Omega$.

20040142

FIGURE 4. AC Coupled, $A_V = -1V/V$ Configuration

The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-inverting input to $V_{CC} \div 2 = 2.5V$ (For $V_{CC} = +5V$)




$$V_o = V_{IN} + 2.5$$

$$\text{Low frequency cutoff} = \frac{1}{2\pi R_{IN} C_C}$$

where $R_{IN} = \frac{R}{2}$ $R \gg R_{SOURCE}$

20040143

FIGURE 5. AC Coupled, $A_V = +1V/V$ Configuration



$$V_o = 2V_{IN} + 2.5$$

$$\text{Low frequency cutoff} = \frac{1}{2\pi R_{IN} C_C}$$

where $R_{IN} = \frac{R}{2}$ $R \gg R_{SOURCE}$


20040144

FIGURE 6. AC Coupled, $A_V = +2V/V$ Configuration

DUAL SUPPLY OPERATION


The LMH6718 operates on dual supplies as well as single supplies. The non-inverting and inverting configurations are shown in Figure 7, Figure 8, and Figure 9.

Application Section (Continued)




20040145

FIGURE 7. Dual Supply, $A_v = -1/V$ Configuration



20040146

FIGURE 8. Dual Supply, $A_v = +1/V$ Configuration



20040147


FIGURE 9. Dual Supply, $A_v = +2V/V$ Configuration

LOAD TERMINATION

The LMH6718 can source and sink nearly equal amounts of current.

DRIVING CABLES AND CAPACITIVE LOADS

When driving cables, double termination is used to prevent reflections. For capacitive load applications, a small series resistor at the output of the LMH6718 will improve stability and settling performance. The **Suggested R_S vs. C_L** plot, shown below in Figure 10, gives the recommended series resistance value for optimum flatness at various capacitive loads.



20040166

FIGURE 10. Suggested R_S vs. C_L

TRANSMISSION LINE MATCHING

One method for matching the characteristic impedance (Z_O) of a transmission line or cable is to place the appropriate resistor at the input or output of the amplifier. Figure 11 shows typical inverting and non-inverting circuit configurations for matching transmission lines.

Non-Inverting gain applications:

- Connect pin 2 as indicated in the table in the **Closed Loop Gain Selection** section.
- Make R_1 , R_2 , R_6 , and R_7 equal to Z_O .
- Use R_3 to isolate the amplifier from reactive loading caused by the transmission line, or by parasitics.

Inverting gain applications:

- Connect R_3 directly to ground.
- Make the resistors R_4 , R_6 , and R_7 equal to Z_O .
- Make $R_5 \parallel R_g = Z_O$.

The input and output matching resistors attenuate the signal by a factor of 2, therefore additional gain is needed. Use C_6 to match the output transmission line over a greater frequency range. C_6 compensates for the increase of the amplifier's output impedance with frequency.

Application Section (Continued)




FIGURE 11. Transmission Line Matching

POWER DISSIPATION

Follow these steps to determine the power consumption of the LMH6718:

1. Calculate the quiescent (no-load) power: $P_{amp} = I_{CC} (V_{CC} - V_{EE})$
2. Calculate the RMS power at the output stage: $P_O = (V_{CC} - V_{LOAD}) (I_{LOAD})$, where V_{LOAD} and I_{LOAD} are the voltage and current across the external load.
3. Calculate the total RMS power: $P_t = P_{amp} + P_O$. The maximum power that the SOIC package can dissipate at a given temperature is illustrated in Figure 12. The power derating curve for any LMH6718 package can be derived by utilizing the following equation:

$$\frac{(150^\circ - T_{amb})}{\theta_{JA}}$$

where

T_{amb} = Ambient temperature ($^\circ\text{C}$)

θ_{JA} = Thermal resistance, from junction to ambient, for a given package ($^\circ\text{C/W}$)




FIGURE 12. Power Derating Curve

LAYOUT CONSIDERATIONS

A proper printed circuit layout is essential for achieving high frequency performance. National provides evaluation boards for the LMH6718 (CLC730036-SOIC) and suggests their use

as a guide for high frequency layout and as an aid for device testing and characterization.

General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout:

- Include 6.8 μF tantalum and 0.1 μF ceramic capacitors on both supplies.
- Place the 6.8 μF capacitors within 0.75 inches of the power pins.
- Place the 0.1 μF capacitors less than 0.1 inches from the power pins.
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance.
- Minimize all trace lengths to reduce series inductances.
- Use flush-mount printed circuit board pins for prototyping, never use high profile DIP sockets.

EVALUATION BOARD INFORMATION

A datasheet is available for the CLC730036 evaluation board. The evaluation board data sheets provide:

- Evaluation board schematics
- Evaluation board layouts
- General information about the boards

The evaluation boards are designed to accommodate dual supplies. The boards can be modified to provide single supply operation. For best performance; 1) do not connect the unused supply, 2) ground the unused supply pin.

SPECIAL EVALUATION BOARD CONSIDERATION FOR THE LMH6718

To optimize off-isolation of the LMH6718, cut the R_f trace on the CLC730036 evaluation boards. This cut minimizes capacitive feedthrough between the input and the output. Figure 13 shows where to cut both evaluation boards for improved off-isolation.





FIGURE 13. Evaluation Board Changes

Application Circuits

SINGLE SUPPLY CABLE DRIVER


Figure 14 below shows the LMH6718 driving 10m of 75Ω coaxial cable. The LMH6718 is set for a gain of +2V/V to compensate for the divide-by-two voltage drop at V_O . The response after 10m of cable is illustrated in Figure 15



NOTE: Channel 2 not shown.

20040153

FIGURE 14. Single Supply Cable Driver




20040154

FIGURE 15. Response After 10m of Cable

DIFFERENTIAL LINE DRIVER WITH LOAD IMPEDANCE CONVERSION

The circuit shown in Figure 16, operates as a differential line driver. The transformer converts the load impedance to a value that best matches the LMH6718's output capabilities. The single-ended input signal is converted to a differential signal by the LMH6718. The line's characteristic impedance is matched at both the input and the output. The schematic shows Unshielded Twisted Pair for the transmission line; other types of lines can also be driven.



Note: Supplies and bypassing not shown.

20040155

FIGURE 16. Differential Line Driver with Load Impedance Conversion

Set up the LMH6718 as a difference amplifier:

- Set the Channel 1 amplifier to a gain of +1V/V
- Set the Channel 2 amplifier to a gain of -1V/V

Make the best use of the LMH6718's output drive capability as follows:

$$R_m + R_{eq} = \frac{2 \cdot V_{max}}{I_{max}}$$

where R_{eq} is the transformed value of the load impedance, V_{max} is the output Voltage Range, and I_{max} is the maximum Output Current.

Match the line's characteristic impedance:

$$\begin{aligned} R_L &= Z_0 \\ R_M &= R_{EQ} \\ N &= \sqrt{\frac{R_L}{R_{EQ}}} \end{aligned}$$

Select the transformer so that it loads the line with a value very near Z_0 over frequency range. The output impedance of the LMH6718 also affects the match. With an ideal transformer we obtain:

$$\text{Return Loss} = -20 \cdot \log_{10} \left| \frac{n^2 \cdot Z_0(j\omega)}{Z_0} \right|, \text{ dB}$$

where $Z_0(6718)(j\omega)$ is the output impedance of the LMH6718 and $|Z_0(6718)(j\omega)| \ll R_m$.

The load voltage and current will fall in the ranges:

$$\begin{aligned} |V_o| &\leq n \cdot V_{max} \\ |I_o| &\leq \frac{I_{max}}{n} \end{aligned}$$

The LMH6718's high output drive current and low distortion make it a good choice for this application.

Application Circuits (Continued)

DIFFERENTIAL INPUT/DIFFERENTIAL OUTPUT AMPLIFIER

below illustrates a differential input/differential output configuration. The bypass capacitors are the only external components required.





FIGURE 17. Differential Input/Differential Output Amplifier

Physical Dimensions inches (millimeters)

unless otherwise noted



8-Pin SOIC
NS Package Number M08A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Fax: 65-6250 4466
Email: ap.support@nsc.com
Tel: 65-6254 4466

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: nsj.crc@jksmtp.nsc.com
Tel: 81-3-5639-7560