

LMS485E

Low Power RS-485 / RS-422 Differential Bus Transceiver

General Description

The LMS485E is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines. It meets ANSI Standards TIA/EIA RS422-B. TIA/EIA RS485-A and ITU recommendation and V.11 and X.27. The driver outputs and receiver inputs have ±15kV ESD protection. The LMS485E combines a TRI-STATE™ differential line driver and differential input receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active high and active low, respectively, that can be externally connected to function as a direction control. The driver outputs and receiver inputs are internally connected to form a differential input/output (I/O) bus port that is designed to offer minimum loading to bus whenever the driver is disabled or when V_{CC} = 0V. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments. The LMS485E is available in 8-Pin SOIC and 8-pin DIP packages. It is a drop-in replacement to Maxim's MAX485E.


Features

- Meet ANSI standard RS-485 and RS-422
- Data rate 2.5 Mbps
- Single supply voltage operation, 5V
- Wide input and output voltage range
- Thermal shutdown protection
- Short circuit protection
- Low quiescent current 800µA (max)
- Allows up to 32 transceivers on the bus
- Open circuit fail-safe for receiver
- Extended operating temperature range -40°C to 85°C
- Drop-in replacement to MAX485E
- Available in 8-pin SOIC and 8-pin DIP packages

Applications

- Low power RS-485 systems
- Network hubs, bridges, and routers
- Point of sales equipment (ATM, barcode scanners,...)
- Local area networks (LAN)
- Integrated service digital network (ISDN)
- Industrial programmable logic controllers
- High speed parallel and serial applications
- Multipoint applications with noisy environment


Typical Application



20086601

A typical multipoint application is shown in the above figure. Terminating resistor, RT are typically required but only located at the two ends of the cable. Pull-up and pull-down resistors maybe required at the end of the bus to provide fail-safe biasing. The biasing resistors provide a bias to the cable when all drivers are in TRI-STATE, See National Application Note, AN-847 for further information.

Connection Diagram



Truth Table

DRIVER SECTION						
RE*	DE	DI	Α	В		
X	Н	Н	Н	L		
X	Н	L	L	Н		
X	L	X	Z	Z		
RECEIVER SECTION						
RE*	DE	A-	A-B			
L	L	≥ +0.2V		Н		
L	L	≤ -0	L			
Н	X	Х	Z			
L	L	OPEN *		Н		

Note: * = Non Terminated, Open Input only

X = Irrelevant

Z = TRI-STATE

H = High level

L = Low level

Pin Descriptions

Pin #	I/O	Name	Function
1	0	RO	Receiver Output: If A > B by 200 mV, RO will be high; If A < B by 200 mV, RO will be low. RO
			will be high also if the inputs (A and B) are open (non-terminated).
2	I	RE*	Receiver Output Enable: RO is enabled when RE* is low; RO is in TRI-STATEwhen RE* is high
3	I	DE	Driver Output Enable: The driver outputs (A and B) are enabled when DE is high; they are in
			TRI-STATETRI-STATE® when DE is low. Pins A and B also function as the receiver input pins
			(see below)
4	I	DI	Driver Input: A low on DI forces A low and B high while a high on DI forces A high and B low
			when the driver is enabled
5	NA	GND	Ground
6	I/O	Α	Non-inverting Driver Output and Receiver Input pin. Driver output levels conform to RS-485
			signaling levels
7	I/O	В	Inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 signaling
			levels
8	NA	V _{CC}	Power Supply: 4.75V ≤ V _{CC} ≤ 5.25V

Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
	LMS485ECM	LMS485ECM	95 Units/Rail		
8-Pin SOIC	LMS485ECMX	LIVIS403ECIVI	2.5k Units Tape and Reel	M08A	
	LMS485EIM	LMS485EIM	95 Units/Rail	WOOA	
	LMS485EIMX	LIVIS463EIIVI	2.5k Units Tape and Reel		
8-Pin DIP	LMS485ECNA	LMS485ECNA	40 Units/Rail	N08E	
0-F III DIF	LMS485EINA	LMS485EINA	40 Units/Rail	INUOE	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V_{CC} (Note 2) Input Voltage, V_{IN} (DI, DE, or \overline{RE}) -0.3V to $V_{\rm CC}$ + 0.3V Voltage Range at Bus Terminals (AB) -7V to 12V Receiver Output -0.3V to $V_{\rm CC}$ + 0.3V

Package Thermal Impedance, θ_{JA}

SOIC 125° C/W DIP 92° C/W Junction Temperature (Note 3) 150°C Operating Free-Air Temperature Range, T_A Commercial 0°C to 70°C Industrial -40°C to 85°C -65°C to 150°C Storage Temperature Range Soldering Information

Infrared or Convection (20 sec.) 235°C Lead Temperature Range +260°C ESD Rating (Human Body Model)(Note 4) **Bus Pins** 15kV Other Pins 2kV ESD Rating (Machine Model) All Pins 200V

Operating Ratings

operating matings				
	Min	Nom	Max	
Supply Voltage, V _{CC}	4.75	5.0	5.25	V
Voltage at any Bus Terminal	-7		12	V
(Separately or Common Mode)				
High-Level Input Voltage, $V_{\rm IH}$	2			V
(Note 5)				
Low-Level Input Voltage, $V_{\rm IL}$			8.0	V
(Note 5)				
Differential Input Voltage, $V_{\rm ID}$			±12	V
(Note 6)				

Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Driver Sec	tion				•	
V _{OD1}	Differential Output Voltage	R = ∞ (Figure 1)			5.25	V
IV _{OD2} I	Differential Output Voltage	R = 50Ω (<i>Figure 1</i>) , RS-422	2.0			V
		R = 27Ω (Figure 1) , RS-485	1.5		5.0	1
ΔV_{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	R = 27 Ω or 50 Ω (<i>Figure 1</i>) , (Note 7)			0.2	V
V _{oc}	Common Mode Output Voltage	R = 27 Ω or 50 Ω (<i>Figure 1</i>)			3.0	V
ΔV_{OC}	Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States	R = 27Ω or 50Ω (<i>Figure 1</i>), (Note 7)			0.2	V
V _{IH}	CMOS Input Logic Threshold High	DE, DI, RE	2.0			V
V _{IL}	CMOS Input Logic Threshold Low	DE, DI, RE			0.8	V
I _{IN1}	Logic Input Current	DE, DI, RE			±2	μΑ
Receiver 9	Section					
I _{IN2}	Input Current (A, B)	DE = 0V, V_{CC} = 0V or 5.25V V_{IN} = 12V			0.25	mA
		$V_{IN} = -7V$			-0.2	
V _{TH}	Differential Input Threshold Voltage	-7V ≤ V _{CM} ≤ + 12V	-0.2		+0.2	V
ΔV_{TH}	Input Hysteresis (V _{TH+} - V _{TH-})	V _{CM} = 0		95		mV
V _{OH}	CMOS High-level Output Voltage	$I_{OH} = 4 \text{ mA}, V_{ID} = -200 \text{ mV}$	3.5			V

Electrical Characteristics (Continued)

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OL}	CMOS Low-level Output Voltage	$I_{OL} = -4 \text{ mA}, V_{ID} = 200 \text{ mV}$			0.4	V
OZR	Tristate Output Leakage Current	$0.4V \le V_O \le + 2.4V$			±1	μΑ
R _{IN}	Input Resistance	- 7V ≤V _{CM} ≤ +12V	12			kΩ
	pply Current				1	1
cc	Supply Current	$DE = V_{CC}$, $\overline{RE} = GND$ or V_{CC}		400	800	μΑ
OSD1	Driver Short-circuit Output Current	DE = 0V, \overline{RE} = GND or V _{CC} V _O = high, -7V \leq V _{CM} \leq +12V		360	560 250	mA
OSD2	Driver Short-circuit Output Current	$V_{O} = low, -7V \le V_{CM} \le +12V$			250	mA
OSR	Receiver Short-circuit Output Current	0 V ≤ V _O ≤ V _{CC}			95	mA
Switching	Characteristics		'	•		•
Driver						
T _{PLH} , T _{PHL}	Propagation Delay Input to Output	$R_L = 54\Omega$, $C_L = 100 pF$	10	40	80	ns
T _{SKEW}	Driver Output Skew	$R_L = 54\Omega, C_L = 100 \text{ pF}$		5	10	ns
Γ _R ,	Driver Rise and Fall Time	$R_L = 54\Omega, C_L = 100 \text{ pF}$	3	10	40	ns
T _{ZH} , T _{ZL}	Driver Enable to Ouput Valid Time	C _L = 100 pF		25	70	ns
 Γ _{HZ} , Γ _{LZ}	Driver Output Disable Time	C _L = 15 pF		35	70	ns
Receiver			<u>'</u>		ı	1
T _{PLH} , T _{PHL}	Propagation Delay Input to Output	$R_L = 54\Omega, C_L = 100 \text{ pF}$	20	90	200	ns
T _{SKEW}	Receiver Output Skew	$R_L = 54\Omega, C_L = 100 \text{ pF}$		5		ns
Γ _{ZH} ,	Receiver Enable Time	C _L = 15 pF		20	50	ns
Γ _{HZ} , Γ _{LZ}	Receiver Disable Time	C _L = 15 pF		20	50	ns
F _{MAX}	Maximum Data Rate		2.5			Mbps

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: All voltage values, except differential I/O bus voltage, are with respect to the network ground terminal.

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature, T_A , is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: ESD rating based upon human body model, 100 pF discharged through 1.5 k Ω .

Note 5: Voltage limits apply to DI, DE, $\overline{\text{RE}}$ pins.


Note 6: Differential input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.

Note 7: $|\Delta V_{OD}|$ and $|\Delta V_{OC}|$ are changes in magnitude of V_{OD} and V_{OC} , respectively when the input changes from high to low levels.


Note 8: Peak current

Typical Performance Characteristics


Output Current vs. Receiver Output Low Voltage




Receiver Output High Voltage vs. Temperature




Driver Output Current vs. Differential Output Voltage




Output Current vs. Receiver Output High Voltage



Receiver Output Low-Voltage vs. Temperature




Driver Differential Output Voltage vs. Temperature




2000001

Typical Performance Characteristics (Continued)


Output Current vs. Driver Output Low Voltage



Supply Current vs. Temperature



Output Current vs. Driver Output High Voltage



7

Parameter Measuring Information




FIGURE 1. Test Circuit for $\rm V_{\rm OD}$ and $\rm V_{\rm OC}$




FIGURE 2. Test Circuit for $\rm V_{\rm OD3}$




FIGURE 3. Test Circuit for Driver Propagation Delay




FIGURE 4. Test Circuit for Driver Enable / Disable

Parameter Measuring Information (Continued)




FIGURE 5. Test Circuit for Receiver Propagation Delay




FIGURE 6. Test Circuit for Receiver Enable / Disable

Switching Characteristics




FIGURE 7. Driver Propagation Delay, Rise / Fall Time




FIGURE 8. Driver Enable / Disable Time




FIGURE 9. Receiver Propagation Delay




FIGURE 10. Receiver Enable / Disable Time

Application Information

POWER LINE NOISE FILTERING

A factor to consider in designing power and ground is noise filtering. A noise filtering circuit is designed to prevent noise generated by the integrated circuit (IC) as well as noise entering the IC from other devices. A common filtering method is to place by-pass capacitors ($C_{\rm bp}$) between the power and ground lines.

Placing a by-pass capacitor (C_{bp}) with the correct value at the proper location solves many power supply noise problems. Choosing the correct capacitor value is based upon the desired noise filtering range. Since capacitors are not

ideal, they may act more like inductors or resistors over a specific frequency range. Thus, many times two by-pass capacitors may be used to filter a wider bandwidth of noise. It is highly recommended to place a larger capacitor, such as $10\mu F$, between the power supply pin and ground to filter out low frequencies and a $0.1\mu F$ to filter out high frequencies.

By-pass capacitors must be mounted as close as possible to the IC to be effective. Longs leads produce higher impedance at higher frequencies due to stray inductance. Thus, this will reduce the by-pass capacitor's effectiveness. Surface mounted chip capacitors are the best solution because they have lower inductance.






FIGURE 11. Placement of by-pass Capacitors, C_{bp}


Physical Dimensions inches (millimeters) unless otherwise noted



SEATING



8-Pin SOIC **NS Package Number M08A**



8-Pin DIP **NS Package Number N08E**

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560