### Data Sheet

#### August 16, 2004

FN7029.1

# Low Power/Low Voltage 120MHz Unity-Gain Stable Operational Amplifier



intersil

The EL2044 is a high speed, low power, low cost monolithic operational amplifier built on Elantec's proprietary

complementary bipolar process. The EL2044 is unity-gain stable and features a 325V/ $\mu$ s slew rate and 120MHz gain-bandwidth product while requiring only 5.2mA of supply current.

The power supply operating range of the EL2044 is from  $\pm 18V$  down to as little as  $\pm 2V$ . For single-supply operation, the EL2044 operates from 36V down to as little as 2.5V. The excellent power supply operating range of the EL2044 makes it an obvious choice for applications on a single +5V supply.

The EL2044 also features an extremely wide output voltage swing of ±13.6V with V<sub>S</sub> = ±15V and R<sub>L</sub> = 1k $\Omega$ . At ±5V, output voltage swing is a wide ±3.8V with R<sub>L</sub> = 500 $\Omega$  and ±3.2V with R<sub>L</sub> = 150 $\Omega$ . Furthermore, for single-supply operation at +5V, output voltage swing is an excellent 0.3V to 3.8V with R<sub>L</sub> = 500 $\Omega$ .

At a gain of +1, the EL2044 has a -3dB bandwidth of 120MHz with a phase margin of 50°. Because of its conventional voltage-feedback topology, the EL2044 allows the use of reactive or non-linear elements in its feedback network. This versatility combined with low cost and 75mA of output-current drive makes the EL2044 an ideal choice for price-sensitive applications requiring low power and high speed.

The EL2044 is available in the 8-pin SO and 8-pin PDIP packages and operates over the full -40°C to +85°C temperature range.

# Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL2044CS	8-Pin SO	-	MDP0027
EL2044CSZ (See Note)	8-Pin SO (Pb-free)	-	MDP0027
EL2044CS-T7	8-Pin SO	7"	MDP0027
EL2044CSZ-T7 (See Note)	8-Pin SO (Pb-free)	7"	MDP0027
EL2044CS-T13	8-Pin SO	13"	MDP0027
EL2044CSZ- T13 (See Note)	8-Pin SO (Pb-free)	13"	MDP0027
EL2044CN	8-Pin PDIP	-	MDP0031

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.


# Features

- Pb-free available
- 120MHz -3dB bandwidth
- Unity-gain stable
- Low supply current 5.2mA  $@V_S = \pm 15V$
- Wide supply range ±2V to ±18V dual-supply and 2.5V to 36V single-supply
- High slew rate = 325V/µs
- Fast settling 80ns to 0.1% for a 10V step
- Low differential gain 0.04% at A<sub>V</sub> = +2, R<sub>L</sub> = 150 $\Omega$
- Low differential phase 0.15° at AV = +2, RL = 150 $\Omega$
- Wide output voltage swing ±13.6V with V\_S = ±15V, R\_L = 1k\Omega and 3.8V/0.3V with V\_S = +5V, R\_L = 500\Omega
- Low cost, enhanced replacement for the AD847 and LM6361

# Applications

- Video amplifiers
- · Single-supply amplifiers
- Active filters/integrators
- · High speed sample-and-hold
- · High speed signal processing
- ADC/DAC buffers
- Pulse/RF amplifiers
- Pin diode receivers
- Log amplifiers
- Photo multiplier amplifiers
- Difference amplifiers

# Pinout



### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Input Voltage (V <sub>IN)</sub> ±V <sub>S</sub> C	Dper
/	per
Continuous Output Current	Stora

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

DC Electrical Specifications	$V_{S} = \pm 15V$ , $R_{L} = 1k\Omega$ , unless otherwise specified.
------------------------------	--

PARAMETER	DESCRIPTION	CONDITION	TEMP	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Input Offset Voltage	$V_{S} = \pm 15V$	25°C		0.5	7.0	mV
			T <sub>MIN</sub> , T <sub>MAX</sub>			13.0	mV
TCV <sub>OS</sub>	Average Offset Voltage Drift		All		10.0		µV/°C
Ι <sub>Β</sub>	Input Bias Current	$V_{S} = \pm 15V$	25°C		2.8	8.2	μA
			T <sub>MIN</sub> , T <sub>MAX</sub>			11.2	μA
		$V_{S} = \pm 5V$	25°C		2.8		μA
I <sub>OS</sub>	Input Offset Current	$V_{S} = \pm 15V$	25°C		50	300	nA
			T <sub>MIN</sub> , T <sub>MAX</sub>			500	nA
		$V_{S} = \pm 5V$	25°C		50		nA
TCI <sub>OS</sub>	Average Offset Current Drift	(Note 1)	All		0.3		nA/°C
A <sub>VOL</sub>	Open-loop Gain	$V_{S} = \pm 15V, V_{OUT} = \pm 10V, R_{L} = 1k\Omega$	25°C	800	1500		V/V
			T <sub>MIN</sub> , T <sub>MAX</sub>	600			V/V
		$V_{S} = \pm 5V, V_{OUT} = \pm 2.5V, R_{L} = 500\Omega$	25°C		1200		V/V
		$V_{S} = \pm 5V, V_{OUT} = \pm 2.5V, R_{L} = 150\Omega$	25°C		1000		V/V
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 5V$ to $\pm 15V$	25°C	65	80		dB
			T <sub>MIN</sub> , T <sub>MAX</sub>	60			dB
CMRR	Common-mode Rejection Ratio	$V_{CM} = \pm 12V, V_{OUT} = 0V$	25°C	70	90		dB
			T <sub>MIN</sub> , T <sub>MAX</sub>	70			dB
CMIR	Common-mode Input Range	$V_{S} = \pm 15V$	25°C		±14.0		V
		$V_{S} = \pm 5V$	25°C		±4.2		V
		V <sub>S</sub> = +5V	25°C		4.2/0.1		V
V <sub>OUT</sub>	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 1k\Omega$	25°C	±13.4	±13.6		V
			T <sub>MIN</sub> , T <sub>MAX</sub>	±13.1			V
		$V_{S} = \pm 15 V, R_{L} = 500 \Omega$	25°C	±12.0	±13.4		V
		$V_S = \pm 5V, R_L = 500\Omega$	25°C	±3.4	±3.8		V
		$V_{S} = \pm 5V, R_{L} = 150\Omega$	25°C		±3.2		V
		$V_{S}$ = +5V, R <sub>L</sub> = 500 $\Omega$	25°C	3.6/0.4	3.8/0.3		V
			T <sub>MIN</sub> , T <sub>MAX</sub>	3.5/0.5			V
I <sub>SC</sub>	Output Short Circuit Current		25°C	40	75		mA
			T <sub>MIN</sub> , T <sub>MAX</sub>	35			mA

PARAMETER	DESCRIPTION	CONDITION	TEMP	MIN	ТҮР	MAX	UNIT
IS	Supply Current	$V_S = \pm 15V$ , no load	25°C		5.2	7	mA
			T <sub>MIN</sub> , T <sub>MAX</sub>			7.6	mA
		$V_{S} = \pm 5V$ , no load	25°C		5.0		mA
R <sub>IN</sub> Input R	Input Resistance	Differential	25°C		150		kΩ
		Common-mode	25°C		15		MΩ
C <sub>IN</sub>	Input Capacitance	A <sub>V</sub> = +1 @10MHz	25°C		1.0		pF
R <sub>OUT</sub>	Output Resistance	A <sub>V</sub> = +1	25°C		50		mΩ
PSOR	Power-supply Operating Range	Dual-supply	25°C	±2.0		±18.0	V
		Single-supply	25°C	2.5		36.0	V

#### **DC Electrical Specifications** $V_S = \pm 15V$ , $R_L = 1k\Omega$ , unless otherwise specified. (Continued)

NOTE:

1. Measured from  $T_{MIN}$  to  $T_{MAX}$ .

#### **Closed-Loop AC Electrical Specifications** $V_S$ = ±15V, $A_V$ = +1, $R_L$ = 1k $\Omega$ unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITION	TEMP	MIN	TYP	MAX	UNIT
BW	-3dB Bandwidth (V <sub>OUT</sub> = 0.4V <sub>PP</sub> )	$V_{S} = \pm 15V, A_{V} = +1$	25°C		120		MHz
		$V_{S} = \pm 15V, A_{V} = -1$	25°C		60		MHz
		$V_{S} = \pm 15V, A_{V} = +2$	25°C		60		MHz
		$V_{S} = \pm 15V, A_{V} = +5$	25°C		12		MHz
		$V_{S} = \pm 15V, A_{V} = \pm 10$	25°C		6		MHz
		$V_{S} = \pm 5V, A_{V} = +1$	25°C		80		MHz
GBWP	Gain-bandwidth Product	V <sub>S</sub> = ±15V	25°C		60		MHz
		$V_{S} = \pm 5V$	25°C		45		MHz
PM	Phase Margin	$R_L$ = 1 kΩ, $C_L$ = 10 pF	25°C		50		o
SR	Slew Rate (Note 1)	$V_{S} = \pm 15 V, R_{L} = 1 k\Omega$	25°C	250	325		V/µs
		$V_{S} = \pm 5V, R_{L} = 500\Omega$	25°C		200		V/µs
FPBW	Full-power Bandwidth (Note 2)	$V_{S} = \pm 15V$	25°C	4.0	5.2		MHz
		$V_{S} = \pm 5V$	25°C		12.7		MHz
t <sub>R</sub> , t <sub>F</sub>	Rise Time, Fall Time	0.1V Step	25°C		3.0		ns
OS	Overshoot	0.1V Step	25°C		20		%
t <sub>PD</sub>	Propagation Delay		25°C		2.5		ns
t <sub>S</sub>	Settling to +0.1% (A <sub>V</sub> = +1)	V <sub>S</sub> = ±15V, 10V step	25°C		80		ns
		$V_S = \pm 5V, 5V \text{ step}$			60		ns
dG	Differential Gain (Note 3)	NTSC/PAL	25°C		0.04		%
dP	Differential Phase	NTSC/PAL	25°C		0.15		0
eN	Input Noise Voltage	10kHz	25°C		15.0		nV/√Hz
iN	Input Noise Current	10kHz	25°C		1.50		pA/√Hz


#### NOTES:

1. Slew rate is measured on rising edge.


2. For  $V_S = \pm 15V$ ,  $V_{OUT} = 20V_{PP}$ . For  $V_S = \pm 5V$ ,  $V_{OUT} = 5V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW = SR / ( $2\pi * V_{PP}$ .

3. Video performance measured at  $V_S = \pm 15V$ ,  $A_V = +2$  with 2 times normal video level across  $R_L = 150\Omega$ . This corresponds to standard video levels across a back-terminated 75 $\Omega$  load. For other values of  $R_L$ , see curves.


# **Typical Performance Curves**



# Typical Performance Curves (Continued)




# Typical Performance Curves (Continued)




Overshoot (%)

# **Simplified Schematic**



**Burn-In Circuit** 



ALL PACKAGES USE THE SAME SCHEMATIC

# Applications Information

# **Product Description**

The EL2044 is a low-power wideband monolithic operational amplifier built on Elantec's proprietary high-speed complementary bipolar process. The EL2044 uses a classical voltage-feedback topology which allows it to be used in a variety of applications where current-feedback amplifiers are not appropriate because of restrictions placed upon the feedback element used with the amplifier. The conventional topology of the EL2044 allows, for example, a capacitor to be placed in the feedback path, making it an excellent choice for applications such as active filters,

7

sample-and-holds, or integrators. Similarly, because of the ability to use diodes in the feedback network, the EL2044 is an excellent choice for applications such as fast log amplifiers.

### Single-Supply Operation

The EL2044 has been designed to have a wide input and output voltage range. This design also makes the EL2044 an excellent choice for single-supply operation. Using a single positive supply, the lower input voltage range is within 100mV of ground ( $R_L = 500\Omega$ ), and the lower output voltage range is within 300mV of ground. Upper input voltage range reaches 4.2V, and output voltage range reaches 3.8V with a

5V supply and R<sub>L</sub> = 500 $\Omega$ . This results in a 3.5V output swing on a single 5V supply. This wide output voltage range also allows single-supply operation with a supply voltage as high as 36V or as low as 2.5V. On a single 2.5V supply, the EL2044 still has 1V of output swing.

## Gain-Bandwidth Product and the -3dB Bandwidth

The EL2044 has a gain-bandwidth product of 60MHz while using only 5.2mA of supply current. For gains greater than 4, its closed-loop -3dB bandwidth is approximately equal to the gain-bandwidth product divided by the noise gain of the circuit. For gains less than 4, higher-order poles in the amplifier's transfer function contribute to even higher closed loop bandwidths. For example, the EL2044 has a -3dB bandwidth of 120MHz at a gain of +1, dropping to 60MHz at a gain of +2. It is important to note that the EL2044 has been designed so that this "extra" bandwidth in low-gain applications does not come at the expense of stability. As seen in the typical performance curves, the EL2044 in a gain of +1 only exhibits 1.0dB of peaking with a 1k $\Omega$  load.

### Video Performance

An industry-standard method of measuring the video distortion of a component such as the EL2044 is to measure the amount of differential gain (dG) and differential phase (dP) that it introduces. To make these measurements, a 0.286V<sub>PP</sub> (40 IRE) signal is applied to the device with 0V DC offset (0 IRE) at either 3.58MHz for NTSC or 4.43MHz for PAL. A second measurement is then made at 0.714V DC offset (100 IRE). Differential gain is a measure of the change in amplitude of the sine wave, and is measured in percent. Differential phase is a measure of the change in phase, and is measured in degrees.

For signal transmission and distribution, a back-terminated cable (75 $\Omega$  in series at the drive end, and 75 $\Omega$  to ground at the receiving end) is preferred since the impedance match at both ends will absorb any reflections. However, when double termination is used, the received signal is halved; therefore a gain of 2 configuration is typically used to compensate for the attenuation.

The EL2044 has been designed as an economical solution for applications requiring low video distortion. It has been thoroughly characterized for video performance in the topology described above, and the results have been included as typical dG and dP specifications and as typical performance curves. In a gain of +2, driving  $150\Omega$ , with standard video test levels at the input, the EL2044 exhibits dG and dP of only 0.04% and 0.15° at NTSC and PAL. Because dG and dP can vary with different DC offsets, the video performance of the EL2044 has been characterized over the entire DC offset range from -0.714V to +0.714V. For more information, refer to the curves of dG and dP vs DC Input Offset.

The output drive capability of the EL2044 allows it to drive up to 2 back-terminated loads with good video performance.

8

For more demanding applications such as greater output drive or better video distortion, a number of alternatives such as the EL2120, EL400, or EL2073 should be considered.

# **Output Drive Capability**

The EL2044 has been designed to drive low impedance loads. It can easily drive  $6V_{PP}$  into a  $150\Omega$  load. This high output drive capability makes the EL2044 an ideal choice for RF, IF and video applications. Furthermore, the current drive of the EL2044 remains a minimum of 35mA at low temperatures.

# Printed-Circuit Layout

The EL2044 is well behaved, and easy to apply in most applications. However, a few simple techniques will help assure rapid, high quality results. As with any high-frequency device, good PCB layout is necessary for optimum performance. Ground-plane construction is highly recommended, as is good power supply bypassing. A 0.1µF ceramic capacitor is recommended for bypassing both supplies. Lead lengths should be as short as possible, and bypass capacitors should be as close to the device pins as possible. For good AC performance, parasitic capacitances should be kept to a minimum at both inputs and at the output. Resistor values should be kept under 5kΩ because of the RC time constants associated with the parasitic capacitance. Metal-film and carbon resistors are both acceptable, use of wire-wound resistors is not recommended because of their parasitic inductance. Similarly, capacitors should be low-inductance for best performance.

# The EL2044 Macromodel

This macromodel has been developed to assist the user in simulating the EL2044 with surrounding circuitry. It has been developed for the PSPICE simulator (copywritten by the Microsim Corporation), and may need to be rearranged for other simulators. It approximates DC, AC, and transient response for resistive loads, but does not accurately model capacitive loading. This model is slightly more complicated than the models used for low-frequency op-amps, but it is much more accurate for AC analysis.


The model does not simulate these characteristics accurately:

- Noise
- Settling time
- Non-linearities
- Temperature effects
- Manufacturing variations
- CMRR
- PSRR

# EL2044 Macromodel

IN+IN+IN+IN+IN+NNINININ \* Connections: +input -input +Vsupply -Vsupply T output T T .subckt M2044 3 2 7 6 4 \* Input stage ie 7 37 1mA r6 36 37 800 r7 38 37 800 rc1 4 30 850 rc2 4 39 850 q1 30 3 36 qp q2 39 2 38 qpa ediff 33 0 39 30 1.0 rdiff 33 0 1Meg \* Compensation Section ga 0 34 33 0 1m rh 34 0 2Meg ch 34 0 1.3pF rc 34 40 1K cc 40 0 1pF \* Poles ep 41 0 40 0 1 rpa 41 42 200 cpa 42 0 1pF rpb 42 43 200 cpb 43 0 1pF \* Output Stage ios1 7 50 1.0mA ios2 51 4 1.0mA q3 4 43 50 qp q4 7 43 51 qn q5 7 50 52 qn q6 4 51 53 qp ros1 52 6 25 ros2 6 53 25 \* Power Supply Current ips 7 4 2.7mA IN+IN+IN+IN+IN+NNINININ \* Models .model qn npn(is=800E-18 bf=200 tf=0.2nS) .model qpa pnp(is=864E-18 bf=100 tf=0.2nS) .model qp pnp(is=800E-18 bf=125 tf=0.2nS) .ends

# EL2044 Macromodel (Continued)



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com