EL5100, EL5101, EL5300



intersil

Data Sheet

June 16, 2004

```
FN7330
```

200MHz Slew Enhanced VFA

élantec.

The EL5100, EL5101, and EL5300 represent high-speed voltage feedback amplifiers based on the current feedback amplifier architecture. This gives the typical

high slew rate benefits of a CFA family along with the stability and ease of use associated with the VFA type architecture. This family is available in single, dual, and triple versions, with 200MHz, 400MHz, and 700MHz versions. This family operates on single 5V or ±5V supplies from minimum supply current. The EL5100 and EL5300 also feature an output enable function, which can be used to put the output in to a high-impedance mode. This enables the outputs of multiple amplifiers to be tied together for use in multiplexing applications.

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL5100IS	8-Pin SO	-	MDP0027
EL5100IS-T7	8-Pin SO	7"	MDP0027
EL5100IS-T13	8-Pin SO	13"	MDP0027
EL5100IW-T7	6-Pin SOT-23	7" (3K pcs)	MDP0038
EL5100IW-T7A	6-Pin SOT-23	7" (250 pcs)	MDP0038
EL5101IC-T7	SC-70	7" (3K pcs)	
EL5101IC-T7A	SC-70	7" (250 pcs)	
EL5101IW-T7	5-Pin SOT-23	7" (3K pcs)	MDP0038
EL5101IW-T7A	5-Pin SOT-23	7" (250 pcs)	MDP0038
EL5300IU	16-Pin QSOP	-	MDP0040
EL5300IU-T7	16-Pin QSOP	7"	MDP0040
EL5300IU-T13	16-Pin QSOP	13"	MDP0040

Features


- Specified for 5V or ±5V applications
- Power-down to 17µA/amplifer
- -3dB bandwidth = 200MHz
- ±0.1dB bandwidth = 20MHz
- Low supply current = 2.5mA
- Slew rate = 2200V/µs
- Low offset voltage = 4mV max
- Output current = 100mA
- A_{VOL} = 1000
- Diff gain/phase = 0.08%/0.1°

Applications


- Video amplifiers
- PCMCIA applications
- A/D drivers
- Line drivers
- · Portable computers
- High speed communications
- RGB applications
- Broadcast equipment
- · Active filtering


Pinouts












EL5300 (16-PIN QSOP) TOP VIEW



Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

Supply Voltage between V _S + and GND	13.2V
Input Voltage	. ±VS
Differential Input Voltage	± 4V
Maximum Output Current.	80mA

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Specifications $V_S = \pm 5V$, GND = 0V, $T_A = 25^{\circ}C$, $V_{CM} = 0V$, $V_{OUT} = 0V$, $V_{ENABLE} = GND$ or OPEN, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OS}	Offset Voltage		-4	1	4	mV
TCV _{OS}	Offset Voltage Temperature Coefficient	Measured from T _{MIN} to T _{MAX}		8		µV/°C
IB	Input Bias Current	V _{IN} = 0V	-6	2	6	μA
I _{OS}	Input Offset Current	V _{IN} = 0V	-2.5	0.5	2.5	μΑ
TCI _{OS}	Input Bias Current Temperature Coefficient	Measured from T _{MIN} to T _{MAX}		8		nA/°C
PSRR	Power Supply Rejection Ratio		70	90		dB
CMRR	Common Mode Rejection Ratio	V _{CM} from -3V to +3V	60	75		dB
CMIR	Common Mode Input Range	Guaranteed by CMRR test	-3		+3	V
R _{IN}	Input Resistance	$V_{IN} = -3V$ to $+3V$	0.7	1.2		MΩ
C _{IN}	Input Capacitance			1		pF
I _{S,ON}	Supply Current - Enabled	Per amplifier	2.1	2.5	2.9	mA
I _{S,OFF}	Supply Current - Shut Down	V _S +, per amplifier	-5	0	5	μΑ
		V _S -, per amplifier	5	5 17 25	25	μA
PSOR	Power Supply Operating Range		3.3		12	V
AVOL	Open Loop Gain	R_L = 1k Ω to GND, V _{OUT} from -2.5V to +2.5V	55	60		dB
V _{OP}	Positive Output Voltage Swing	$R_L = 150\Omega$ to GND	3.2	3.4		V
		$R_L = 1k\Omega$ to GND	3.6	3.8	3.8	V
V _{ON}	Negative Output Voltage Swing	$R_L = 150\Omega$ to GND		-3.4	-3.2	V
		$R_L = 1k\Omega$ to GND		-3.8	-3.6	V
IOUT	Output Current	$R_L = 10\Omega$ to 0V	±60	±100		mA
V _{IH-EN}	ENABLE pin Voltage for Power Up		V _S + -4			V
V _{IL-EN}	ENABLE pin Voltage for Shut Down				V _S + -1	V
I _{EN}	Enable Pin Current	Enabled, V _{EN} = 0V	-1		1	μA
		Disabled, V _{EN} = 5V	5	17	25	μA

 $\label{eq:closed_loop} \textbf{AC Electrical Specifications} \quad \textbf{V}_S = \pm 5 \textbf{V}, \ \textbf{T}_A = 25 ^{\circ} \textbf{C}, \ \textbf{V}_{ENABLE} = 0 \textbf{V}, \ \textbf{A}_V = +1, \ \textbf{R}_F = 0 \Omega, \ \textbf{R}_L = 150 \Omega \ \text{to GND, unless}$ otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	МАХ	UNIT
BW	-3dB Bandwidth ($V_{OUT} = 200mV_{P-P}$)	$V_{S} = \pm 5V, A_{V} = 1, R_{F} = 0\Omega$	150	200		MHz
SR	Slew Rate	$R_L = 100\Omega$, $V_{OUT} = -3V$ to $+3V$, $A_V = +2$	1500	2200	4000	V/µs
t _R ,t _F	Rise Time, Fall Time	±0.1V step		2.8		ns
OS	Overshoot	±0.1V step		10		%
t _{PD}	Propagation Delay	±0.1V step		3.2		ns
t _S	0.1% Settling Time	$V_{S} = \pm 5V, R_{L} = 500\Omega, A_{V} = 1, V_{OUT} = \pm 2.5V$		20		ns
dG	Differential Gain	$A_V = 2$, $R_L = 150\Omega$, $V_{INDC} = -1$ to $+1V$		0.08		%
dP	Differential Phase	$A_V = 2$, $R_L = 150\Omega$, $V_{INDC} = -1$ to $+1V$		0.1		0
e _N	Input Noise Voltage	f = 10kHz		10		nV/√Hz
i _N	Input Noise Current	f = 10kHz		7		pA/√Hz
^t DIS	Disable Time			180		ns
^t EN	Enable Time			650		ns

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com