

75A, 30V, 0.011 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs


These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process. This advanced process technology

achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76132.




Ordering Information

PART NUMBER	PACKAGE	BRAND
HUF76132P3	TO-220AB	76132P
HUF76132S3S	TO-263AB	76132S

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76132S3ST.

Features

- Logic Level Gate Drive
- 75A, 30V
- Ultra Low On-Resistance, $r_{DS(ON)} = 0.011\Omega$
- Temperature Compensating PSPICE® Model
- Temperature Compensating SABER® Model
- Thermal Impedance SPICE Model
- Thermal Impedance SABER Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol

Packaging
JEDEC TO-220AB

JEDEC TO-263AB


HUF76132P3, HUF76132S3S

Absolute Maximum Ratings $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)	V_{DSS}	30 V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR}	30 V
Gate to Source Voltage	V_{GS}	± 16 V
Drain Current		
Continuous ($T_C = 25^{\circ}\text{C}$, $V_{GS} = 10\text{V}$) (Figure 2)	I_D	75 A
Continuous ($T_C = 100^{\circ}\text{C}$, $V_{GS} = 5\text{V}$)	I_D	44 A
Continuous ($T_C = 100^{\circ}\text{C}$, $V_{GS} = 4.5\text{V}$) (Figure 2)	I_D	41 A
Pulsed Drain Current	I_{DM}	Figure 4
Pulsed Avalanche Rating	E_{AS}	Figures 6, 17, 18
Power Dissipation	P_D	120 W
Derate Above 25°C		0.97 W/ $^{\circ}\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-40 to 150 $^{\circ}\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s.	T_L	300 $^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334.	T_{pkg}	260 $^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}\text{C}$ to 150°C .

Electrical Specifications $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS						
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 12)	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 25V, V _{GS} = 0V	-	-	1	μA
		V _{DS} = 25V, V _{GS} = 0V, T _C = 150°C	-	-	250	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16V	-	-	±100	nA
ON STATE SPECIFICATIONS						
Gate to Source Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA (Figure 11)	1	-	3	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 75A, V _{GS} = 10V (Figure 9, 10)	-	0.0085	0.011	Ω
		I _D = 44A, V _{GS} = 5V (Figure 9)	-	0.013	0.016	Ω
		I _D = 41A, V _{GS} = 4.5V (Figure 9)	-	0.015	0.018	Ω
THERMAL SPECIFICATIONS						
Thermal Resistance Junction to Case	R _{θJC}	(Figure 3)	-	-	1.03	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	TO-220, TO-262 and TO-263	-	-	62	°C/W
SWITCHING SPECIFICATIONS (VGS = 4.5V)						
Turn-On Time	t _{ON}	V _{DD} = 15V, I _D ≅ 41A, R _L = 0.366Ω, V _{GS} = 4.5V, R _{GS} = 6.2Ω (Figures 15, 21, 22)	-	-	185	ns
Turn-On Delay Time	t _{d(ON)}		-	17	-	ns
Rise Time	t _r		-	105	-	ns
Turn-Off Delay Time	t _{d(OFF)}		-	33	-	ns
Fall Time	t _f		-	42	-	ns
Turn-Off Time	t _{OFF}		-	-	113	ns

HUF76132P3, HUF76132S3S

Electrical Specifications $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
SWITCHING SPECIFICATIONS (VGS = 10V)							
Turn-On Time	tON	VDD = 15V, ID ≅ 75A, RL = 0.20, VGS = 10V, RGS = 6.8Ω (Figures 16, 21, 22)		-	-	72	ns
Turn-On Delay Time	td(ON)			-	11	-	ns
Rise Time	tr			-	37	-	ns
Turn-Off Delay Time	td(OFF)			-	65	-	ns
Fall Time	tf			-	42	-	ns
Turn-Off Time	tOFF			-	-	160	ns
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Qg(TOT)	VGS = 0V to 10V	VDD = 15V, ID ≅ 44A, RL = 0.341Ω Ig(REF) = 1.0mA (Figures 14, 19, 20)	-	44	52	nC
Gate Charge at 5V	Qg(5)	VGS = 0V to 5V		-	25	30	nC
Threshold Gate Charge	Qg(TH)	VGS = 0V to 1V		-	1.8	2.2	nC
Gate to Source Gate Charge	Qgs			-	4.80	-	nC
Gate to Drain “Miller” Charge	Qgd			-	13.50	-	nC
CAPACITANCE SPECIFICATIONS							
Input Capacitance	CISS	VDS = 25V, VGS = 0V, f = 1MHz (Figure 13)		-	1650	-	pF
Output Capacitance	COSS			-	850	-	pF
Reverse Transfer Capacitance	CRSS			-	200	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	$I_{SD} = 44\text{A}$	-	-	1.25	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 44\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	71	ns
Reverse Recovered Charge	Q_{RR}	$I_{SD} = 44\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	104	nC

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)





FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 22. SWITCHING TIME WAVEFORM

PSPICE Electrical Model

SUBCKT HUF76132 2 1 3 ; REV May 1998

CA 12 8 2.35e-9
CB 15 14 2.35e-9
CIN 6 8 1.45e-9

DBODY 7 5 DBODYMOD
DBREAK 5 11 DBREAKMOD
DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 33.34
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTHRES 6 21 19 8 1
EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9
LGATE 1 9 5.42e-9
LSOURCE 3 7 4.16e-9

MMED 16 6 8 8 MMEDMOD
MSTRO 16 6 8 8 MSTROMOD
MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
RDRAIN 50 16 RDRAINMOD 3.5e-4
RGATE 9 20 2.61
RLDRAIN 2 5 10
RLGATE 1 9 54.2
RLSOURCE 3 7 41.6
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
RSOURCE 8 7 RSOURCEMOD 6.5-3
RVTHRES 22 8 RVTHRESMOD 1
RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
S1B 13 12 13 8 S1BMOD
S2A 6 15 14 13 S2AMOD
S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1


ESLC 51 50 VALUE={{(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*450),3))}}

.MODEL DBODYMOD D (IS = 1.79e-12 IKF = 20 RS = 5.32e-3 TRS1 = 7e-4 TRS2 = 1.21e-6 CJO = 2.65e-9 TT = 3.24e-8 M = 4.2e-1 XT1=6)
.MODEL DBREAKMOD D (RS = 8.25e-2 TRS1 = 9.12e-4 TRS2 = 8.14e-7)
.MODEL DPLCAPMOD D (CJO = 1.3e-9 IS = 1e-30 N = 10 M = 6.1e-1)
.MODEL MMEDMOD NMOS (VTO = 1.86 KP = 4 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 2.61)
.MODEL MSTROMOD NMOS (VTO = 2.2 KP = 120 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL MWEAKMOD NMOS (VTO = 1.63 KP = 1e-1 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 26.1 RS = 1e-1)
.MODEL RBREAKMOD RES (TC1 = 9.97e-4 TC2 = 1.24e-7)
.MODEL RDRAINMOD RES (TC1 = 7.2e-2 TC2 = 1e-4)
.MODEL RSLCMOD RES (TC1 = 1.07e-3 TC2 = 1.25e-6)
.MODEL RSOURCEMOD RES (TC1 = 1e-11 TC2 = 1e-11)
.MODEL RVTHRESMOD RES (TC1 = -2e-3 TC2 = -9.2e-6)
.MODEL RVTEMPMOD RES (TC1 = -1.08e-3 TC2 = 9.73e-7)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.00 VOFF = -1.00)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.00 VOFF = -6.00)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.00 VOFF = 1.65)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 1.65 VOFF = 0.00)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



SPICE Thermal Model

REV May 1998

HUF76132

CTHERM1 th 6 5.00e-3
CTHERM2 6 5 1.18e-2
CTHERM3 5 4 15.5e-2
CTHERM4 4 3 1.85e-2
CTHERM5 3 2 2.00e-2
CTHERM6 2 tl 2.5e-2


RTHERM1 th 6 1.51e-2
RTHERM2 6 5 1.51e-2
RTHERM3 5 4 3.03e-2
RTHERM4 4 3 6.05e-2
RTHERM5 3 2 1.81e-1
RTHERM6 2 tl 2.45e-1

SABER Thermal Model

SABER thermal model HUF76132

```
template thermal_model th tl
thermal_c th, tl
{
  ctherm.ctherm1 th 6 = 6.50e-3
  ctherm.ctherm2 6 5 = 1.18e-2
  ctherm.ctherm3 5 4 = 1.55e-2
  ctherm.ctherm4 4 3 = 1.85e-2
  ctherm.ctherm5 3 2 = 2.00e-2
  ctherm.ctherm6 2 tl = 2.50e-2

  rtherm.rtherm1 th 6 = 1.51e-2
  rtherm.rtherm2 6 5 = 1.51e-2
  rtherm.rtherm3 5 4 = 3.03e-2
  rtherm.rtherm4 4 3 = 6.05e-2
  rtherm.rtherm5 3 2 = 1.81e-1
  rtherm.rtherm6 2 tl = 2.45e-1
}
```



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>