

J111-J113

N-Channel JFET Switch




T-35-25

J111-J113

FEATURES

- Low Cost
- Automated Insertion Package
- Low Insertion Loss
- No Offset or Error Voltage Generated By Closed Switch
 - Purely Resistive
 - High Isolation Resistance From Driver
- Fast Switching
- Short Sample and Hold Aperture Time

PIN CONFIGURATION



APPLICATIONS

- Analog Switches
- Choppers
- Commutators

ABSOLUTE MAXIMUM RATINGS

($T_A = 25^\circ\text{C}$ unless otherwise noted)
 Gate-Drain or Gate-Source Voltage -35V
 Gate Current 50mA
 Storage Temperature Range -55°C to $+150^\circ\text{C}$
 Operating Temperature Range -55°C to $+135^\circ\text{C}$
 Lead Temperature (Soldering, 10sec) $+300^\circ\text{C}$
 Power Dissipation 360mW
 Derate Above 25°C $3.3\text{mW}/^\circ\text{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

TO-92
J111
J112
J113

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	J111			J112			J113			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{GSSR}	Gate Reverse Current (Note 1)	$V_{DS}=0V, V_{GS}=-15V$			-1			-1			-1	nA
$V_{GS(off)}$	Gate Source Cutoff Voltage	$V_{DS}=5V, I_D=1\mu A$	-3		-10	-1		-5	-0.5		-3	
BV_{GSS}	Gate Source Breakdown Voltage	$V_{DS}=0V, I_G=-1\mu A$	-35			-35			-35			V
I_{DSS}	Drain Saturation Current (Note 2)	$V_{DS}=15V, V_{GS}=0V$	20			5			2			mA
$I_{D(off)}$	Drain Cutoff Current (Note 1)	$V_{DS}=5V, V_{GS}=-10V$			1			1			1	nA
$r_{DS(on)}$	Drain Source ON Resistance	$V_{DS}=0.1V, V_{GS}=0V$			30			50			100	Ω
$C_{dg(off)}$	Drain Gate OFF Capacitance	$V_{DS}=0V, V_{GS}=-10V$ (Note 3)			5			5			5	pF
$C_{eg(off)}$	Source Gate OFF Capacitance				5			5			5	
$C_{dg(on)} + C_{eg(on)}$	Drain Gate Plus Source Gate ON Capacitance	$V_{DS}=V_{GS}=0$ (Note 3)			28			28			28	
$t_{d(on)}$	Turn On Delay Time	Switching Time-Test Conditions (Note 3)			7			7			7	ns
t_r	Rise Time				6			6			6	
$t_{d(off)}$	Turn Off Delay Time	V_{DD} 10V 10V 10V $V_{GS(off)}$ -12V -7V -5V R_L 0.8k Ω 1.6k Ω 3.2k Ω			20			20			20	
t_f	Fall Time				15			15			15	

- NOTES:** 1. Approximately doubles for every 10°C increase in T_A .
 2. Pulse Test duration 300 μs ; duty cycle $\leq 3\%$.
 3. For design reference only, not 100% tested.

INTERMIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.

10