

# Consumer Microcircuits Limited

PRODUCT INFORMATION

## FX609 Continuously Variable Slope Delta Modulation (CVSD) Codec

Publication D/609/6 July 1998

### Features/Applications

- Full Duplex CVSD Codec
- On-Chip Input and Output Filters
- Selectable 3 or 4-Bit Compand Algorithm
- Programmable Sampling Clocks
- Forced Idle Facility
- Powersave Facility
- Low Power 5V CMOS
- Digital Speech Communications
- Time Domain Scramblers
- Digital Cordless Telephone
- Voice Storage
- Digital Delay Lines
- Speech Analysis
- Multiplexers
- General Purpose




Fig. 1 Internal Block Diagram

# FX609

### Brief Description

The FX609 is an LSI circuit designed as a Continuously Variable Slope Delta Modulation (CVSD) Codec and is intended for use in voice storage, time domain speech scramblers and digital speech communications equipment. Encode input and decoder output analogue filters are incorporated on-chip and use switched capacitor technology. Sampling clock rates can be programmed to 16, 32 or 64k bits/second from an internal clock generator or may be externally applied in the range 8 to 64k bits/second. Sampling clock frequencies are output for the synchronisation of external circuits. The internal clocks are derived from an on-chip

reference oscillator using an externally connected crystal. The encoder has an enable function for use in multiplexer applications. When not enabled, the encoder output is high impedance (three-state). Forced idle facilities in the encoder cause a perfect 1010... output pattern and in the decoder an output voltage of  $V_{DD}/2$ . The companding circuits may be operated with a 3 or 4-bit algorithm which is externally selected. The device may be put into standby mode by selection of the powersave facility. The FX609 is a low power, 5 volt CMOS device and is available in 22-pin DIL, 24-pin plastic quad packages.






Fig. 2 External Component Connections




Fig. 3 Codec Timing Diagrams




Fig. 4 Multiplexing Function

## Specifications

### Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3V to 7.0V
Input voltage at any pin (ref $V_{SS} = 0V$ )		-0.3 to ( $V_{DD} + 0.3V$ )
Output sink/source current (supply pins)		$\pm 30mA$
(other pins)		$\pm 20mA$
Total device dissipation @ 25°C		800mW Max.
Derating		10mW/°C
Operating temperature range:	<b>FX609J</b>	-30°C to +85°C (Ceramic)
	<b>FX609LG/L2/P6</b>	-40°C to +85°C (Plastic)
Storage temperature range:	<b>FX609J</b>	-55°C to +125°C (Ceramic)
	<b>FX609LG/L2/P6</b>	-40°C to +85°C (Plastic)

### Operating Limits

All characteristics measured using the following parameters unless otherwise specified:





$V_{DD} = 5V$ ,  $T_{amb} = 25°C$ , Xtal/Clock (f) = 1.024 MHz, Sample Rate 32kb/s.

[Standard Test Signal 820Hz, ref. 0dB = 489mV (rms)]

Characteristics	See Note	Min.	Typ.	Max.	Unit
<b>Static Values</b>					
Supply Voltage	1	4.5	5.0	5.5	V
Supply Current (Enabled)		—	3.5	—	mA
Supply Current (Powersave)		—	500	—	$\mu A$
Inputs Logic '1'		3.5	—	—	V
Inputs Logic '0'		—	—	1.5	V
Outputs Logic '1'		4.0	—	—	V
Outputs Logic '0'		—	—	1.0	V
Digital Input Impedance (logic I/O pins)		—	10	—	M $\Omega$
Digital Input Impedance (logic input pins, pullup resistor)	2	300	—	—	k $\Omega$
Digital Output Impedance		—	4	—	k $\Omega$
Analogue Input Impedance		—	100	—	k $\Omega$
Analogue Output Impedance		—	800	—	$\Omega$
Three State Output leakage Current (output disabled)		—	$\pm 4$	—	$\mu A$
Insertion Loss		—	0	—	dB
<b>Dynamic Values</b>					
<b>Encoder:</b>					
Analogue Signal Input levels	5	-30	—	+8	dB
Principal Integrator Frequency		—	275	—	Hz
Encoder Passband		—	3400	—	Hz
Comand Time Constant		—	4	—	ms
<b>Decoder:</b>					
Analogue Signal Output levels	5	-30	—	+8	dB
Decoder Passband		300	—	3400	Hz
<b>Encoder Decoder (Full codec):</b>					
Passband		300	—	3400	Hz
Stopband		6	—	10	kHz
Stopband Attenuation		—	60	—	dB
Passband Gain		—	0	—	dB
Passband Ripple		-3	—	+3	dB
Output Noise (Input short circuit)		—	-60	—	dB
Perfect Idle Channel Noise (Encode Forced)		—	-63	—	dB
Group Delay Distortion	3	—	—	—	dB
1000 – 2600Hz		—	—	450	$\mu s$
600 – 2800Hz		—	—	750	$\mu s$
500 – 3000Hz		—	—	1.5	ms
Xtal/Clock Frequency		500	1024	1500	kHz

- Notes:**
1. Dynamic characteristics specified at 5V only.
  2. All logic Inputs except, Encoder and Decoder Data Clocks.
  3. Group delay distortion for full codec relative to the delay at 820Hz, -20dB at the encoder input.
  4. Relative timings are shown on Figures 3 and 4.
  5. Recommended values—see graph Fig. 7.

# Codec Performance



## Package Outlines


The FX609 is available in the package styles outlined below.

Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


## Handling Precautions

The FX609 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.


### FX609J 22-pin cerdip DIL (J3)




### FX609LG 24-pin quad plastic encapsulated bent and cropped (L1)



**FX609L2** 24-lead plastic leaded chip carrier (LS)



**FX609P6** 22-pin plastic DIL



**Ordering Information**

**FX609J** 22-pin cerdip DIL (J3)

**FX609LG** 24-pin quad plastic encapsulated bent and cropped (L1)

**FX609L2** 24-lead plastic leaded chip carrier (LS)

**FX609P6** 22-pin plastic DIL

CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.