




ELECTRICAL CHARACTERISTICS ($T_a = 25\text{ }^{\circ}\text{C}$)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain to Source On-state Resistance	$R_{DS(on)}$		42	50	$\text{m}\Omega$	$V_{GS} = 10\text{ V}$, $I_D = 15\text{ A}$
Drain to Source On-state Resistance	$R_{DS(on)}$		50	70	$\text{m}\Omega$	$V_{GS} = 4.0\text{ V}$, $I_D = 15\text{ A}$
Gate to Source Cutoff Voltage	$V_{GS(off)}$	1.0		2.5	V	$V_{DS} = 10\text{ V}$, $I_D = 1\text{ mA}$
Forward Transfer Admittance	$ y_{fs} $	12			S	$V_{DS} = 10\text{ V}$, $I_D = 15\text{ A}$
Drain Leakage Current	I_{DSS}			10	μA	$V_{DS} = 60\text{ V}$, $V_{GS} = 0$
Gate to Source Leakage Current	I_{GSS}			± 10	μA	$V_{GS} = \pm 20\text{ V}$, $V_{DS} = 0$
Input Capacitance	C_{iss}		3 300		pF	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$
Output Capacitance	C_{oss}		800		pF	
Reverse Transfer Capacitance	C_{res}		200		pF	
Turn-On Delay Time	$t_{d(on)}$		40		ns	$V_{GS(on)} = 10\text{ V}$ $V_{DD} = 50\text{ V}$ $I_D = 15\text{ A}$, $R_G = 10\text{ }\Omega$ $R_L = 3.3\text{ }\Omega$
Rise Time	t_r		180		ns	
Turn-Off Delay Time	$t_{d(off)}$		220		ns	
Fall Time	t_f		110		ns	
Total Gate Charge	Q_G		85		nC	$V_{GS} = 10\text{ V}$ $I_D = 30\text{ A}$ $V_{DD} = 80\text{ V}$
Gate to Source Charge	Q_{GS}		10		nC	
Gate to Drain Charge	Q_{GD}		30		nC	
Diode Forward Voltage	V_{SD}		1.1		V	$I_{SD} = 30\text{ A}$, $V_{GS} = 0$
Reverse Recovery Time	t_{rr}		200		ns	$I_F = 30\text{ A}$, $V_{GS} = 0$ $di/dt = 50\text{ A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}		550		nC	






Test Circuit 1: Switching Time




Test Circuit 2: Gate Charge




TYPICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)




TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH




FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE VOLTAGE vs. GATE TO SOURCE VOLTAGE









DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT



GATE TO SOURCE CUTOFF VOLTAGE vs. CHANNEL TEMPERATURE





Reference

Application note name	No.
Safe operating area of Power MOS FET.	TEA-1034
Application circuit using Power MOS FET.	TEA-1035
Quality control of NEC semiconductors devices.	TEI-1202
Quality control guide of semiconductors devices.	MEI-1202
Assembly manual of semiconductors devices.	IEI-1207

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation.

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.