

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Supply Voltage	V_{CC}	18	V
Package Dissipation	P_D	270*	mW
Operating Temperature	T_{opt}	-20 to +75	$^\circ\text{C}$
Storage Temperature	T_{stg}	-40 to +125	$^\circ\text{C}$

* $T_a = 75^\circ\text{C}$

RECOMMENDED CONDITIONS ($T_a = 25^\circ\text{C}$)


Operating Supply Voltage	V_{CC}	13.2	V
Supply Voltage Range	V_{CC}	8 to 17	V
Operating Ambient Temperature		-20 to +75	$^\circ\text{C}$
Load impedance		10 k Ω TYP.	

ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$, $V_{CC} = 13.2\text{V}$, $f = 1\text{ kHz}$, $R_L = 10\text{ k}\Omega$)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CIRCUIT	TEST CONDITIONS
Circuit Current	I_{CC}		7	11.0	mA	①	$v_{in} = 0$
Open Loop Voltage Gain	A_{vo}	70	81		dB	①	$v_o = 0.3\text{V}$
Voltage Gain	A_v	33.5	35	35.5	dB	②	$v_o = 0.3\text{V}$, $R_{NF} = 1.8\text{ k}\Omega$
Maximum Output Voltage	V_{OM}	1.1	1.7		V	③	T.H.D. = 1%, $NAB \div 35\text{ dB}$
Total Harmonic Distortion	T.H.D.		0.1	0.3	%	③	$v_o = 0.3\text{V}$, $NAB \div 35\text{ dB}$
Input Impedance	r_i	50	100		k Ω	③	
Equivalent Input Noise Voltage	v_{nin}		1.4	2.0	$\mu\text{Vr.m.s.}$	④	$R_G = 2.2\text{ k}\Omega$, $NAB \div 35\text{ dB}$
Cross Talk			-62		dB	⑤	$v_o = 1\text{V}$, (The other channel $v_{in} = 0$, $R_G = 2.2\text{ k}\Omega$)
Channel Balance		-0.3	0	+0.3	dB	⑤	$v_o = 0.3\text{V}$

TEST CIRCUITS


① I_{CC} , A_{vo} Test Circuit




② A_v Test Circuit
(for Ch. 1)



③ **VOM, T.H.D., r_i Test Circuit**
(for Ch. 1)




④ **v_{nin} Test Circuit**
(for Ch. 1)



v_{nin} is calculated by v_n and amp. gain ($A_v + 40$ dB).
External components of the IC are the same as the Test Circuit ③

⑤ **Cross Talk, Channel Balance Test Circuit**



External Components of the IC are the same as the Test Circuit ③

Cross talk Test Procedure

20 log Out_2/Out_1

Switch Position $SW_1 \rightarrow 2, SW_2 \rightarrow 1$

20 log Out_1/Out_2

Switch Position $SW_1 \rightarrow 1, SW_2 \rightarrow 2$


Channel Balance Test Procedure

20 log Out_1/Out_2


Switch Position $SW_1 \rightarrow 2, SW_2 \rightarrow 2$

TYPICAL CHARACTERISTICS ($T_a = 25^\circ C$)


OUTPUT VOLTAGE vs. INPUT VOLTAGE
(Test Circuit ③)




TOTAL HARMONIC DISTORTION vs. OUTPUT VOLTAGE
(Test Circuit ③)




TOTAL HARMONIC DISTORTION vs. OUTPUT VOLTAGE
(Test Circuit 3)




VOLTAGE GAIN vs. FREQUENCY
(Test Circuit 1, 3)




MAXIMUM OUTPUT VOLTAGE vs. LOAD RESISTANCE
(Test Circuit 3)



CIRCUIT CURRENT, MAXIMUM OUTPUT VOLTAGE, OPEN LOOP VOLTAGE GAIN vs. SUPPLY VOLTAGE
(Test Circuit 1, 3)




CIRCUIT CURRENT, MAXIMUM OUTPUT VOLTAGE, OPEN LOOP VOLTAGE GAIN AMBIENT TEMPERATURE
(Test Circuit 1, 3)




TYPICAL PRINTED CIRCUIT BOARD PATTERN

Bottom View (Unit : millimeters)



Components Layout

Foil Side



Components Side

