

File Number 1565

IRF120, IRF121, IRF122, IRF123

## Power MOS Field-Effect Transistors

### N-Channel Enhancement-Mode Power Field-Effect Transistors

7.0A and 8.0A, 60V-100V  
 $r_{DS(on)} = 0.30 \Omega$  and  $0.40 \Omega$


**Features:**

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device


The IRF120, IRF121, IRF122 and IRF123 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-204AA steel package.

**N-CHANNEL ENHANCEMENT MODE**



**TERMINAL DIAGRAM**



**JEDEC TO-204AA**


**Absolute Maximum Ratings**

Parameter	IRF120	IRF121	IRF122	IRF123	Units
$V_{DS}$ Drain - Source Voltage (1)	100	60	100	60	V
$V_{DGR}$ Drain - Gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) (1)	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	8.0	8.0	7.0	7.0	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	5.0	5.0	4.0	4.0	A
$I_{DM}$ Pulsed Drain Current (2)	32	32	28	28	A
$V_{GS}$ Gate - Source Voltage	$\pm 20$				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	40 (See Fig 14)				W
Linear Derating Factor	0.32 (See Fig 14)				W/ $^\circ\text{C}$
$I_{LM}$ Inductive Current, Clamped	(See Fig 15 and 16) $L = 100 \mu\text{H}$				A
$T_J$ Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
$T_{stg}$ Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF120, IRF121, IRF122, IRF123

Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV <sub>DSS</sub> Drain-Source Breakdown Voltage	IRF120 IRF122	100	—	—	V	V <sub>GS</sub> = 0V I <sub>D</sub> = 250 $\mu$ A
	IRF121 IRF123	60	—	—	V	
	ALL	—	—	—	—	
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A
I <sub>GSS</sub> Gate-Source Leakage Forward	ALL	—	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub> Gate-Source Leakage Reverse	ALL	—	—	-100	nA	V <sub>GS</sub> = -20V
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	250	$\mu$ A	V <sub>GS</sub> = Max. Rating, V <sub>DS</sub> = 0V
				1000	$\mu$ A	V <sub>GS</sub> = Max. Rating x 0.8, V <sub>DS</sub> = 0V, T <sub>C</sub> = 125 $^\circ$ C
I <sub>D(on)</sub> On-State Drain Current ②	IRF120 IRF121	8.0	—	—	A	V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> max., V <sub>GS</sub> = 10V
	IRF122 IRF123	7.0	—	—	A	
	ALL	—	—	—	—	
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ②	IRF120 IRF121	—	0.25	0.30	$\Omega$	V <sub>GS</sub> = 10V, I <sub>D</sub> = 4.0A
	IRF122 IRF123	—	0.30	0.40	$\Omega$	
	ALL	—	—	—	—	
g <sub>fs</sub> Forward Transconductance ②	ALL	1.5	2.8	—	S/(V)	V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> max., I <sub>D</sub> = 4.0A
C <sub>iss</sub> Input Capacitance	ALL	—	450	600	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0 MHz
C <sub>oss</sub> Output Capacitance	ALL	—	200	400	pF	See Fig. 10
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	50	100	pF	See Fig. 10
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	20	40	ns	V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = 4.0A, Z <sub>o</sub> = 500 See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)
t <sub>r</sub> Rise Time	ALL	—	35	70	ns	
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	50	100	ns	
t <sub>f</sub> Fall Time	ALL	—	35	70	ns	
Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	10	15	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A, V <sub>DS</sub> = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q <sub>gs</sub> Gate-Source Charge	ALL	—	6.0	—	nC	
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	ALL	—	4.0	—	nC	
L <sub>D</sub> Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.
L <sub>S</sub> Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.



Thermal Resistance

R <sub>thJC</sub> Junction-to-Case	ALL	—	—	3.12	$^\circ\text{C}/\text{W}$	
R <sub>thCS</sub> Case-to-Sink	ALL	—	0.1	—	$^\circ\text{C}/\text{W}$	Mounting surface flat, smooth, and greased.
R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	30	$^\circ\text{C}/\text{W}$	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I <sub>S</sub> Continuous Source Current (Body Diode)	IRF120 IRF121	—	—	8.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF122 IRF123	—	—	7.0	A	
	ALL	—	—	—	—	
I <sub>SM</sub> Pulse Source Current (Body Diode) ③	IRF120 IRF121	—	—	32	A	
	IRF122 IRF123	—	—	28	A	
	ALL	—	—	—	—	
V <sub>SD</sub> Diode Forward Voltage ②	IRF120 IRF121	—	—	2.5	V	T <sub>C</sub> = 25 $^\circ$ C, I <sub>S</sub> = 8.0A, V <sub>GS</sub> = 0V
	IRF122 IRF123	—	—	2.3	V	T <sub>C</sub> = 25 $^\circ$ C, I <sub>S</sub> = 7.0A, V <sub>GS</sub> = 0V
t <sub>rr</sub> Reverse Recovery Time	ALL	—	280	—	ns	T <sub>J</sub> = 150 $^\circ$ C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/ $\mu$ s
Q <sub>RR</sub> Reverse Recovered Charge	ALL	—	1.6	—	$\mu\text{C}$	T <sub>J</sub> = 150 $^\circ$ C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/ $\mu$ s
t <sub>on</sub> Forward Turn on Time	ALL	Intrinsic turn-on time is negligible. Turn on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub>				

① T<sub>J</sub> = 25 $^\circ$ C to 150 $^\circ$ C. ② Pulse Test: Pulse width < 300 $\mu$ s, Duty Cycle < 2%. ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

IRF120, IRF121, IRF122, IRF123




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF120, IRF121, IRF122, IRF123




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRF120, IRF121, IRF122, IRF123




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit