

IRF510, IRF511, IRF512, IRF513
Power MOS Field-Effect Transistors

File Number 1573

**N-Channel Enhancement-Mode
Power Field-Effect Transistors**

3.5A and 4.0A, 60V-100V
 $r_{DS(on)} = 0.6 \Omega$ and 0.8Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF510, IRF511, IRF512 and IRF513 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.


N-CHANNEL ENHANCEMENT MODE



92CS-33741

TERMINAL DIAGRAM

TERMINAL DESIGNATION



92CS-39528

JEDEC TO-220AB

Absolute Maximum Ratings

Parameter	IRF510	IRF511	IRF512	IRF513	Units
V_{DS} Drain - Source Voltage (1)	100	60	100	60	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) (1)	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	4.0	4.0	3.5	3.5	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	2.5	2.5	2.0	2.0	A
I_{DM} Pulsed Drain Current (2)	16	16	14	14	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	20 (See Fig 14)				W
Linear Derating Factor	0.16 (See Fig 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	(See Fig. 15 and 16) $L = 100\mu\text{H}$				A
T_J Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
T_{stg} Lead Temperature	300 (0.063 in (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF510, IRF511, IRF512, IRF513

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ	Max	Units	Test Conditions
BV _{DSS} Drain - Source Breakdown Voltage	IRF510	100	-	-	V	V _{GS} = 0V I _D = 250µA
	IRF512	-	-	-	V	
	IRF511	60	-	-	V	
	IRF513	-	-	-	V	
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	-	4.0	V	V _{DS} = V _{GS} , I _D = 250µA
I _{GSS} Gate-Source Leakage Forward	ALL	-	-	500	nA	V _{GS} = 20V
I _{GSS} Gate-Source Leakage Reverse	ALL	-	-	-500	nA	V _{GS} = -20V
I _{DSS} Zero Gate Voltage Drain Current	ALL	-	-	250	µA	V _{DS} = Max Rating, V _{GS} = 0V
	ALL	-	-	1000	µA	V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = 125°C
I _{D(on)} On State Drain Current ②	IRF510	4.0	-	-	A	V _{DS} > I _{D(on)} x R _{DS(on)} max.; V _{GS} = 10V
	IRF511	-	-	-	A	
	IRF512	3.5	-	-	A	
R _{DS(on)} Static Drain-Source On State Resistance ②	IRF510	-	0.5	0.6	Ω	V _{GS} = 10V, I _D = 2.0A
	IRF511	-	-	-	Ω	
	IRF512	-	0.6	0.8	Ω	
	IRF513	-	-	-	Ω	
g _{fs} Forward Transconductance ②	ALL	1.0	1.5	-	S (Ω)	V _{DS} > I _{D(on)} x R _{DS(on)} max.; I _D = 2.0A
C _{iss} Input Capacitance	ALL	-	135	150	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz
C _{oss} Output Capacitance	ALL	-	80	100	pF	See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	-	20	25	pF	
t _{d(on)} Turn-On Delay Time	ALL	-	10	20	ns	V _{DS} = 0.5 BV _{DSS} , I _D = 2.0A, Z ₀ = 50Ω
t _r Rise Time	ALL	-	15	25	ns	See Fig. 17
t _{d(off)} Turn Off Delay Time	ALL	-	15	25	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	-	10	20	ns	
Q _g Total Gate Charge (Gate-Source Plus Gate Drain)	ALL	-	5.0	7.5	nC	V _{GS} = 10V, I _D = 8.0A, V _{DS} = 0.8 Max. Rating See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gs} Gate Source Charge	ALL	-	2.0	-	nC	
Q _{gd} Gate Drain ("Miller") Charge	ALL	-	3.0	-	nC	
L _D Internal Drain Inductance	ALL	-	3.5	-	nH	Measured from the contact screw on tab to center of die. Modified MOSFET symbol showing the internal device inductances.
	ALL	-	4.5	-	nH	
L _S Internal Source Inductance	ALL	-	7.5	-	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.

Thermal Resistance

R _{thJC} Junction to Case	ALL	-	-	6.4	°C/W	
R _{thCS} Case to Sink	ALL	-	1.0	-	°C/W	Mounting surface flat, smooth, and greased
R _{thJA} Junction to Ambient	ALL	-	-	80	°C/W	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRF510	-	-	4.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF511	-	-	3.5	A	
I _{SM} Pulse Source Current (Body Diode) ③	IRF510	-	-	16	A	
	IRF511	-	-	14	A	
V _{SD} Diode Forward Voltage ②	IRF510	-	-	2.5	V	T _C = 25°C, I _S = 4.0A, V _{GS} = 0V
	IRF511	-	-	2.0	V	T _C = 25°C, I _S = 3.5A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	-	230	-	ns	T _J = 150°C, I _F = 4.0A, di _F /dt = 100A/µs
Q _{RR} Reverse Recovered Charge	ALL	-	1.4	-	µC	T _J = 150°C, I _F = 4.0A, di _F /dt = 100A/µs
t _{on} Forward Turn-on Time	ALL	Intrinsic turn on time is negligible. Turn on speed is substantially controlled by L _S + L _D .				

① T_J = 25°C to 150°C. ② Pulse Test: Pulse width < 300µs, Duty Cycle < 2%. ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig 5).

IRF510, IRF511, IRF512, IRF513




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF510, IRF511, IRF512, IRF513




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRF510, IRF511, IRF512, IRF513




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit