

File Number 1576

IRF610, IRF611, IRF612, IRF613

Power MOS Field-Effect Transistors

N-Channel Enhancement-Mode Power Field-Effect Transistors

2.0A and 2.5A, 150V-200V
 $r_{DS(on)} = 1.5 \Omega$ and 2.4Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF610, IRF611, IRF612 and IRF613 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM

TERMINAL DESIGNATION



JEDEC TO-220AB

Absolute Maximum Ratings

Parameter	IRF610	IRF611	IRF612	IRF613	Units
V_{DS} Drain - Source Voltage ①	200	150	200	150	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 \text{ K}\Omega$) ①	200	150	200	150	V
I_D @ $T_C = 25^\circ\text{C}$ Continuous Drain Current	2.5	2.5	2.0	2.0	A
I_D @ $T_C = 100^\circ\text{C}$ Continuous Drain Current	1.5	1.5	1.25	1.25	A
I_{DM} Pulsed Drain Current ③	10	10	8.0	8.0	A
V_{GS} Gate - Source Voltage	± 20				V
P_D @ $T_C = 25^\circ\text{C}$ Max. Power Dissipation	20 (See Fig. 14)				W
Linear Derating Factor	0.16 (See Fig. 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	(See Fig. 15 and 16) $L = 100\mu\text{H}$				A
T_J Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
T_{stg} Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF610, IRF611, IRF612, IRF613


Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min	Typ	Max.	Units	Test Conditions
BV _{DSS} Drain-Source Breakdown Voltage	IRF610 IRF612	200	-	-	V	V _{GS} = 0V I _D = 250μA
	IRF611 IRF613	150	-	-	V	
	ALL	-	-	-	-	
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	-	4.0	V	V _{DS} = V _{GS} ; I _D = 250μA
I _{GSS} Gate-Source Leakage Forward	ALL	-	-	500	nA	V _{GS} = 20V
I _{GSS} Gate-Source Leakage Reverse	ALL	-	-	-500	nA	V _{GS} = -20V
I _{DSS} Zero-Gate Voltage Drain Current	ALL	-	-	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V V _{GS} = Max. Rating × 0.8, V _{GS} = 0V, T _C = 125°C
	ALL	-	-	1000	μA	
I _{D(on)} On State Drain Current ^②	IRF610 IRF611	2.5	-	-	A	V _{DS} ^① I _{D(on)} × R _{DS(on)} max.; V _{GS} = 10V
	IRF612 IRF613	2.0	-	-	A	
	ALL	-	-	-	-	
R _{DS(on)} Static Drain-Source On State Resistance ^②	IRF610 IRF611	-	1.0	1.5	Ω	V _{GS} = 10V, I _D = 1.25A
	IRF612 IRF613	-	1.5	2.4	Ω	
	ALL	-	-	-	-	
g _{fS} Forward Transconductance ^②	ALL	0.8	1.3	-	S/Ω	V _{DS} ^① I _{D(on)} × R _{DS(on)} max.; I _D = 1.25A
C _{ISS} Input Capacitance	ALL	-	135	150	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz
C _{OSS} Output Capacitance	ALL	-	60	80	pF	See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	-	16	25	pF	
t _{d(on)} Turn On Delay Time	ALL	-	8.0	15	ns	V _{DD} = 0.5BV _{DSS} ; I _D = 1.25A, Z _θ = 50Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)
t _r Rise Time	ALL	-	15	25	ns	
t _{d(off)} Turn Off Delay Time	ALL	-	10	15	ns	
t _f Fall Time	ALL	-	8.0	15	ns	
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	-	5.0	7.5	nC	V _{GS} = 10V, I _D = 3.0A, V _{DS} = 0.8 Max. Rating See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gs} Gate-Source Charge	ALL	-	2.0	-	nC	
Q _{gd} Gate-Drain ("Miller") Charge	ALL	-	3.0	-	nC	
L _D Internal Drain Inductance	ALL	-	3.5	-	nH	Measured from the contact screw on tab to center of die Modified MOSFET symbol showing the internal device inductances
	ALL	-	4.5	-	nH	
L _S Internal Source Inductance	ALL	-	7.5	-	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad

Thermal Resistance

R _{thJC} Junction to Case	ALL	-	-	64	°C/W
R _{thCS} Case to Sink	ALL	-	1.0	-	°C/W
R _{thJA} Junction to Ambient	ALL	-	-	80	°C/W

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRF610 IRF611	-	-	2.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier
	IRF612 IRF613	-	-	2.0	A	
I _{SM} Pulse Source Current (Body Diode) ^③	IRF610 IRF611	-	-	10	A	
	IRF612 IRF613	-	-	8.0	A	
V _{SD} Diode Forward Voltage ^②	IRF610 IRF611	-	-	2.0	V	T _C = 25°C, I _S = 2.5A, V _{GS} = 0V
	IRF612 IRF613	-	-	1.8	V	
t _{rr} Reverse Recovery Time	ALL	-	290	-	ns	T _J = 150°C, I _F = 2.5A, dI _F /dt = 100 A/μs
Q _{RR} Reverse Recovered Charge	ALL	-	2.0	-	μC	T _J = 150°C, I _F = 2.5A, dI _F /dt = 100 A/μs
t _{on} Forward Turn-on Time	ALL	Intrinsic turn on time is negligible. Turn on speed is substantially controlled by L _S - L _D .				

① T_J = 25°C to 150°C. ② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%. ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

IRF610, IRF611, IRF612, IRF613




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

3875081 G E SOLID STATE
 Standard Power MOSFETs

IRF610, IRF611, IRF612, IRF613




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF610, IRF611, IRF612, IRF613




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit



Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit