

File Number 1579

IRF720, IRF721, IRF722, IRF723

## Power MOS Field-Effect Transistors


### N-Channel Enhancement-Mode Power Field-Effect Transistors

2.5A and 3.0A, 350V-400V

 $r_{DS(on)} = 1.8 \Omega$  and  $2.5 \Omega$ **Features:**

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

#### N-CHANNEL ENHANCEMENT MODE




#### TERMINAL DIAGRAM

The IRF720, IRF721, IRF722 and IRF723 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.

#### TERMINAL DESIGNATION




JEDEC TO-220AB

#### Absolute Maximum Ratings

Parameter	IRF720	IRF721	IRF722	IRF723	Units
$V_{DS}$ Drain - Source Voltage ①	400	350	400	350	V
$V_{GDR}$ Drain - Gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) ②	400	350	400	350	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	3.0	3.0	2.5	2.5	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	2.0	2.0	1.5	1.5	A
$I_{DM}$ Pulsed Drain Current ③	12	12	10	10	A
$V_{GS}$ Gate - Source Voltage			$\pm 20$		V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation		40	(See Fig. 14)		W
Linear Derating Factor		0.32	(See Fig. 14)		$\text{W}/^\circ\text{C}$
$I_{LM}$ Inductive Current, Clamped	12	12	10	10	A
$T_J$ $T_{STG}$ Operating Junction and Storage Temperature Range		-55 to 150			°C
Lead Temperature		300 (0.063 in. (1.6mm) from case for 10s)			°C

## IRF720, IRF721, IRF722, IRF723

Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$V_{DSS}$ Drain - Source Breakdown Voltage	IRF720 IRF722	400	—	—	V	$V_{GS} = 0V$
	IRF721 IRF723	350	—	—	V	$I_D = 250\mu\text{A}$
$V_{GS(\text{th})}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
	ALL	—	—	500	nA	$V_{GS} = 20V$
$I_{GSS}$ Gate-Source Leakage Forward	ALL	—	—	-500	nA	$V_{GS} = -20V$
	ALL	—	—	250	nA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$
$I_{GSS}$ Gate-Source Leakage Reverse	ALL	—	—	250	nA	$V_{GS} = -20V$
	ALL	—	—	1000	nA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$I_{D(on)}$ On-State Drain Current (②)	IRF720 IRF721	3.0	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on) \text{ max.}}, V_{GS} = 10V$
	IRF722 IRF723	2.5	—	—	A	
$R_{DS(on)}$ Static Drain-Source On-State Resistance (②)	IRF720 IRF721	—	1.5	1.8	Ω	$V_{GS} = 10V, I_D = 1.5A$
	IRF722 IRF723	—	1.8	2.5	Ω	
$V_{fS}$ Forward Transconductance (②)	ALL	1.0	2.0	—	S (b)	$V_{DS} > I_{D(on)} \times R_{DS(on) \text{ max.}}, I_D = 1.5A$
	ALL	—	450	600	pF	
$C_{iss}$ Input Capacitance	ALL	—	100	200	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0 \text{ MHz}$ See Fig. 10
	ALL	—	20	40	pF	
$C_{oss}$ Output Capacitance	ALL	—	20	40	pF	$V_{DD} = 0.5 BV_{DSS}, I_D = 1.5A, Z_o = 500$ See Fig. 17
	ALL	—	25	50	ns	
$t_{d(on)}$ Turn-On Delay Time	ALL	—	20	40	ns	(MOSFET switching times are essentially independent of operating temperature.)
	ALL	—	50	100	ns	
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	25	50	ns	$V_{GS} = 10V, I_D = 4.0A, V_{DS} = 0.8 \text{ Max. Rating}$ See Fig. 18 (for test circuit, (Gate charge is essentially independent of operating temperature.)
	ALL	—	25	50	ns	
$t_f$ Fall Time	ALL	—	—	—	—	Measured from the contact screw on tab to center of die.
	ALL	—	—	—	—	
$Q_g$ Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	12	16	nC	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
	ALL	—	—	—	—	
$Q_{gs}$ Gate-Source Charge	ALL	—	6.0	—	nC	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
	ALL	—	—	—	—	
$Q_{gd}$ Gate-Drain ("Miller" ) Charge	ALL	—	6.0	—	nC	Modified MOSFET symbol showing the internal device inductances.
	ALL	—	—	—	—	
$L_D$ Internal Drain Inductance	ALL	—	3.5	—	nH	
	ALL	—	4.5	—	nH	
$L_S$ Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
	ALL	—	—	—	—	

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	—	—	3.12	°C/W
$R_{thCS}$ Case-to-Sink	ALL	—	1.0	—	°C/W
$R_{thJA}$ Junction to-Ambient	ALL	—	—	80	°C/W

Mounting surface flat, smooth, and greased.  
Free Air Operation

## Source-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	IRF720 IRF721	—	—	3.0	A	Modified MOSFET symbol showing the integral reverse P N junction rectifier.
	IRF722 IRF723	—	—	2.5	A	
$I_{SM}$ Pulse Source Current (Body Diode) (①)	IRF720 IRF721	—	—	12	A	
	IRF722 IRF723	—	—	10	A	
$V_{SD}$ Diode Forward Voltage (②)	IRF720 IRF721	—	—	1.6	V	$T_C = 25^\circ\text{C}, I_S = 3.0A, V_{GS} = 0V$
	IRF722 IRF723	—	—	1.5	V	
$t_{rf}$ Reverse Recovery Time	ALL	—	450	—	ns	$T_J = 150^\circ\text{C}, I_F = 3.0A, dI/dt = 100 \text{ A}/\mu\text{s}$
	ALL	—	—	—	—	
$Q_{RR}$ Reverse Recovered Charge	ALL	—	3.1	—	μC	$T_J = 150^\circ\text{C}, I_F = 3.0A, dI/dt = 100 \text{ A}/\mu\text{s}$
	ALL	—	—	—	—	
$t_{on}$ Forward Turn-on Time	ALL	—	—	—	—	Intrinsic turn-on time is negligible. Turn on speed is substantially controlled by $L_S + L_D$ .

①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ . ② Pulse Test: Pulse width  $< 300\mu\text{s}$ , Duty Cycle  $< 2\%$ 

③ Repetitive Rating. Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

## IRF720, IRF721, IRF722, IRF723




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

Standard Power MOSFETs

## IRF720, IRF721, IRF722, IRF723




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

## IRF720, IRF721, IRF722, IRF723




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Power Vs. Temperature Derating Curve




Fig. 15 — Clamped Inductive Test Circuit



Fig. 16 — Clamped Inductive Waveforms




Fig. 17 — Switching Time Test Circuit




Fig. 18 — Gate Charge Test Circuit