

File Number 1581

IRF820, IRF821, IRF822, IRF823

Power MOS Field-Effect Transistors


N-Channel Enhancement-Mode Power Field-Effect Transistors

2.0A and 2.5A, 450V-500V
 $r_{DS(on)} = 3.0 \Omega$ and 4.0Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM



JEDEC TO-220AB

The IRF820, IRF821, IRF822 and IRF823 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.


Absolute Maximum Ratings

Parameter	IRF820	IRF821	IRF822	IRF823	Units
V_{DS} Drain - Source Voltage (1)	500	450	500	450	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 \text{ K}\Omega$) (1)	500	450	500	450	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	2.5	2.5	2.0	2.0	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	1.5	1.5	1.0	1.0	A
I_{DM} Pulsed Drain Current (2)	10	10	8.0	8.0	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	40 (See Fig. 14)				W
Linear Derating Factor	0.32 (See Fig. 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	10	10	8.0	8.0	A
T_J Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
T_{stg} Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF820, IRF821, IRF822, IRF823

Electrical Characteristics @T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Mn.	Typ.	Max.	Units	Test Conditions	
BVDSS	Drain-Source Breakdown Voltage	IRF820 IRF822	500	-	-	V	V _{GS} = 0V
		IRF821 IRF823	450	-	-	V	I _D = 250μA
V _{GS(th)}	Gate Threshold Voltage	ALL	2.0	-	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
I _{GSS}	Gate-Source Leakage Forward	ALL	-	-	500	nA	V _{GS} = 20V
I _{GSS}	Gate-Source Leakage Reverse	ALL	-	-	-500	nA	V _{GS} = -20V
I _{DSS}	Zero Gate Voltage Drain Current	ALL	-	-	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V
			-	-	1000	μA	V _{DS} = Max. Rating × 0.8, V _{GS} = 0V, T _C = 125°C
I _{D(on)}	On State Drain Current ②	IRF820 IRF821	2.5	-	-	A	V _{DS} } I _{D(on)} × R _{DS(on) max.} , V _{GS} = 10V
		IRF822 IRF823	2.0	-	-	A	
			-	-	-		
R _{DS(on)}	Static Drain-Source On-State Resistance ②	IRF820 IRF821	-	2.5	3.0	Ω	V _{GS} = 10V, I _D = 1.0A
		IRF822 IRF823	-	3.0	4.0	Ω	
			-	-	-		
g _{fs}	Forward Transconductance ②	ALL	1.0	1.75	-	S (ft)	V _{DS} } I _{D(on)} × R _{DS(on) max.} , I _D = 1.0A
C _{iss}	Input Capacitance	ALL	-	300	400	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz See Fig. 10
C _{oss}	Output Capacitance	ALL	-	75	150	pF	
C _{rss}	Reverse Transfer Capacitance	ALL	-	20	40	pF	
t _{d(on)}	Turn-On Delay Time	ALL	-	30	60	ns	V _{DD} = 0.5 BV _{DSS} , I _D = 1.0A, Z _θ = 50Ω See Fig. 17
t _r	Rise Time	ALL	-	25	50	ns	
t _{d(off)}	Turn-Off Delay Time	ALL	-	30	60	ns	
t _f	Fall Time	ALL	-	15	30	ns	(MOSFET switching times are essentially independent of operating temperature.)
Q _g	Total Gate Charge (Gate-Source Plus Gate Drain)	ALL	-	11	15	nC	V _{GS} = 10V, I _D = 3.0A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gs}	Gate-Source Charge	ALL	-	5.0	-	nC	
Q _{gd}	Gate-Drain ("Miller") Charge	ALL	-	6.0	-	nC	
L _D	Internal Drain Inductance	ALL	-	3.5	-	nH	Measured from the contact screw on tab to center of die.
			-	4.5	-	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L _S	Internal Source Inductance	ALL	-	7.5	-	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.



Thermal Resistance

R _{thJC}	Junction to Case	ALL	-	-	3 12	C/W
R _{thCS}	Case-to-Sink	ALL	-	1.0	-	C/W
R _{thJA}	Junction to Ambient	ALL	-	-	80	C/W

Source-Drain Diode Ratings and Characteristics

I _S	Continuous Source Current (Body Diode)	IRF820 IRF821	-	-	2.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
		IRF822 IRF823	-	-	2.0	A	
			-	-	-		
I _{SM}	Pulse Source Current (Body Diode) ③	IRF820 IRF821	-	-	10	A	
		IRF822 IRF823	-	-	8.0	A	
			-	-	-		
V _{SD}	Diode Forward Voltage ④	IRF820 IRF821	-	-	1.6	V	T _C = 25°C, I _S = 2.5A, V _{GS} = 0V
		IRF822 IRF823	-	-	1.5	V	T _C = 25°C, I _S = 2.0A, V _{GS} = 0V
t _{rr}	Reverse Recovery Time	ALL	-	800	-	ns	T _J = 150°C, I _F = 2.5A, dI _F /dt = 100 A/μs
Q _{RR}	Reverse Recovered Charge	ALL	-	3.5	-	μC	T _J = 150°C, I _F = 2.5A, dI _F /dt = 100 A/μs
t _{on}	Forward Turn On Time	ALL	Intrinsic turn on time is negligible. Turn-on speed is substantially controlled by L _S + L _D				

① T_J = 25°C to 150°C. ② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%. ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

Standard Power MOSFETs

IRF820, IRF821, IRF822, IRF823




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF820, IRF821, IRF822, IRF823




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRF820, IRF821, IRF822, IRF823




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit