

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

DESCRIPTION

The 6N138/9 and HCPL-2730/HCPL-2731 optocouplers consist of an AlGaAs LED optically coupled to a high gain split darlington photodetector.

The split darlington configuration separating the input photodiode and the first stage gain from the output transistor permits lower output saturation voltage and higher speed operation than possible with conventional darlington phototransistor optocoupler. In the dual channel devices, HCPL-2730/HCPL2731, an integrated emitter - base resistor provides superior stability over temperature.

The combination of a very low input current of 0.5 mA and a high current transfer ratio of 2000% makes this family particularly useful for input interface to MOS, CMOS, LSTTL and EIA RS232C, while output compatibility is ensured to CMOS as well as high fan-out TTL requirements.






An internal noise shield provides exceptional common mode rejection of 10 kV/μs. An improved package allows superior insulation permitting a 480 V working voltage compared to industry standard 220 V.

FEATURES

- Low current - 0.5 mA
- Superior CTR-2000%
- Superior CMR-10 kV/μs
- Double working voltage-480V RMS
- CTR guaranteed 0-70°C
- U.L. recognized (File # E90700)
- Dual Channel - HCPL-2730
HCPL-2731

APPLICATIONS

- Digital logic ground isolation
- Telephone ring detector
- EIA-RS-232C line receiver
- High common mode noise line receiver
- μP bus isolation
- Current loop receiver



ABSOLUTE MAXIMUM RATINGS (No derating required up to 85°C)

Parameter		Symbol	Value	Units
Storage Temperature		T _{STG}	-55 to +125	°C
Operating Temperature		T _{OPR}	-40 to +85	°C
Lead Solder Temperature		T _{SOL}	260 for 10 sec	°C
EMITTER				
DC/Average Forward Input Current	Each Channel	I _F (avg)	20	mA
Peak Forward Input Current (50% duty cycle, 1 ms P.W.)	Each Channel	I _F (pk)	40	mA
Peak Transient Input Current - (≤ 1 μs P.W., 300 pps)		I _F (trans)	1.0	A
Reverse Input Voltage	Each Channel	V _R	5	V
Input Power Dissipation	Each Channel	P _D	35	mW
DETECTOR				
Average Output Current	Each Channel	I _O (avg)	60	mA
Emitter-Base Reverse Voltage	(6N138 and 6N139)	V _{EB}	0.5	V
Supply Voltage, Output Voltage	(6N138, HCPL-2730)	V _{CC} , V _O	-0.5 to 7	V
	(6N139, HCPL-2731)		-0.5 to 18	
Output power dissipation	Each Channel	P _D	100	mW

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

ELECTRICAL CHARACTERISTICS (T_A = 0 to 70°C unless otherwise specified.)

INDIVIDUAL COMPONENT CHARACTERISTICS

Parameter	Test Conditions	Symbol	Device	Min	Typ**	Max	Unit
EMITTER							
Input Forward Voltage	T _A = 25°C	V _F	All		1.30	1.7	V
	Each Channel (I _F = 1.6 mA)					1.75	
Input Reverse Breakdown Voltage	(T _A = 25°C, I _R = 10 μA)	BV _R	All	5.0	20		V
	Each Channel						
Temperature coefficient of forward voltage	(I _F = 1.6 mA)	(ΔV _F /ΔT _A)	All		-1.8		mV/°C
DETECTOR							
Logic high output current	(I _F = 0 mA, V _O = V _{CC} = 18 V)	I _{OH}	6N139		0.01	100	μA
	Each Channel		HCPL-2731				
	(I _F = 0 mA, V _O = V _{CC} = 7 V)		6N138		0.01	250	
	Each Channel		HCPL-2730				
Logic low supply	(I _F = 1.6 mA, V _O = Open)	I _{CCL}	6N138		0.4	1.5	mA
	(V _{CC} = 18 V)		6N139				
	(I _{F1} = I _{F2} = 1.6 mA, V _{CC} = 18 V)		HCPL-2731		1.3	3	
	(V _{O1} = V _{O2} = Open, V _{CC} = 7 V)		HCPL-2730				
Logic high supply	(I _F = 0 mA, V _O = Open)	I _{CCH}	6N138		0.05	10	μA
	(V _{CC} = 18 V)		6N139				
	(I _{F1} = I _{F2} = 0 mA, V _{CC} = 18 V)		HCPL-2731		0.1	20	
	(V _{O1} = V _{O2} = Open, V _{CC} = 7 V)		HCPL-2730				

** All typicals at T_A = 25°C

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

TRANSFER CHARACTERISTICS (T _A = 0 to 70°C Unless otherwise specified)							
Parameter	Test Conditions	Symbol	Device	Min	Typ**	Max	Unit
COUPLED Current transfer ratio (Notes 1,2)	(I _F = 0.5 mA, V _O = 0.4 V, V _{CC} = 4.5 V) Each Channel	CTR	6N139	400	1100		%
			HCPL-2731		3500		
	(I _F = 1.6 mA, V _O = 0.4 V, V _{CC} = 4.5 V) Each Channel		6N139	500	1300		%
			HCPL-2731		2500		
	(I _F = 1.6 mA, V _O = 0.4 V, V _{CC} = 4.5 V) Each Channel		6N138	300	1300		%
			HCPL-2730		2500		
Logic low output voltage output voltage (Note 2)	(I _F = 0.5 mA, I _O = 2 mA, V _{CC} = 4.5 V) Each Channel	V _{OL}	6N139		0.08	0.4	V
	(I _F = 1.6 mA, I _O = 8 mA, V _{CC} = 4.5 V) Each Channel		6N139		0.01	0.4	
			HCPL-2731				
	(I _F = 5 mA, I _O = 15 mA, V _{CC} = 4.5 V) Each Channel		6N139		0.13	0.4	
			HCPL-2731				
	(I _F = 12 mA, I _O = 24 mA, V _{CC} = 4.5 V) Each Channel		6N139		0.20	0.4	
			HCPL-2731				
	(I _F = 1.6 mA, I _O = 4.8 mA, V _{CC} = 4.5 V) Each Channel		6N138		0.10	0.4	
			HCPL-2730				

** All typicals at T_A = 25°C

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

SWITCHING CHARACTERISTICS ($T_A = 0$ to 70°C unless otherwise specified., $V_{CC} = 5\text{ V}$)

Parameter	Test Conditions	Symbol	Device	Min	Typ**	Max	Unit
Propagation delay time to logic low (Note 2) (Fig. 22)	$(R_L = 4.7\text{ k}\Omega, I_F = 0.5\text{ mA})$	T_{PHL}	6N139			30	μs
	$T_A = 25^\circ\text{C}$				4	25	
	$(R_L = 4.7\text{ k}\Omega, I_F = 0.5\text{ mA})$		HCPL-2731			120	
	Each Channel $T_A = 25^\circ\text{C}$				3	100	
	$(R_L = 270\text{ }\Omega, I_F = 12\text{ mA})$		6N139			2	
	$T_A = 25^\circ\text{C}$				0.2	1	
	$(R_L = 270\text{ }\Omega, I_F = 12\text{ mA})$		HCPL-2730			3	
	Each Channel $T_A = 25^\circ\text{C}$				0.3	2	
	$(R_L = 2.2\text{ k}\Omega, I_F = 1.6\text{ mA})$		6N138			15	
	$T_A = 25^\circ\text{C}$				1.5	10	
Propagation delay time to logic high (Note 2) (Fig. 22)	$(R_L = 2.2\text{ k}\Omega, I_F = 1.6\text{ mA})$	T_{PLH}	HCPL-2731			25	μs
	Each Channel $T_A = 25^\circ\text{C}$				1	20	
	$(R_L = 4.7\text{ k}\Omega, I_F = 0.5\text{ mA})$		6N139			90	
	Each Channel		HCPL-2731				
	$(R_L = 4.7\text{ k}\Omega, I_F = 0.5\text{ mA}) T_A = 25^\circ\text{C}$		6N139		12	60	
	Each Channel		HCPL-2731		22		
	$(R_L = 270\text{ }\Omega, I_F = 12\text{ mA})$		6N139			10	
	$T_A = 25^\circ\text{C}$				1.3	7	
	$(R_L = 270\text{ }\Omega, I_F = 12\text{ mA})$ Each Channel		HCPL-2730 HCPL-2731			15	
	$T_A = 25^\circ\text{C}$				5	10	
Common mode transient immunity at logic high	$(I_F = 0\text{ mA}, V_{CM} = 10\text{ V}_{P-P})$	$ CM_H $	6N138	1,000	10,000		$\text{V}/\mu\text{s}$
	$T_A = 25^\circ\text{C}, (R_L = 2.2\text{ k}\Omega)$ (Note 3) (Fig. 23)		6N139				
	Each Channel		HCPL-2730				
			HCPL-2731				
	$(R_L = 2.2\text{ k}\Omega, I_F = 1.6\text{ mA})$		6N138			50	
	Each Channel		HCPL-2730/1				
	$(R_L = 2.2\text{ k}\Omega, I_F = 1.6\text{ mA}) T_A = 25^\circ\text{C}$		6N138			7	
	Each Channel		HCPL-2730/1			16	
						35	
Common mode transient immunity at logic low	$(I_F = 1.6\text{ mA}, V_{CM} = 10\text{ V}_{P-P}, R_L = 2.2\text{ k}\Omega)$	$ CM_L $	6N138	1,000	10,000		$\text{V}/\mu\text{s}$
	$T_A = 25^\circ\text{C}$ (Note 3) (Fig. 23)		6N139				
	Each Channel		HCPL-2730				
			HCPL-2731				

** All typicals at $T_A = 25^\circ\text{C}$

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

ISOLATION CHARACTERISTICS (T_A = 0 to 70°C Unless otherwise specified)

Characteristics	Test Conditions	Symbol	Min	Typ**	Max	Unit
Input-output insulation leakage current	(Relative humidity = 45%) (T _A = 25°C, t = 5 s) (V _{I-O} = 3000 VDC) (Note 8)	I _{I-O}			1.0	μA
Withstand insulation test voltage	(RH ≤ 50%, T _A = 25°C) (Note 4) (t = 1 min.)	V _{ISO}	2500			V _{RMS}
Resistance (input to output)	(Note 4) (V _{I-O} = 500 VDC)	R _{I-O}		10 ¹²		Ω
Capacitance (input to output)	(Note 4,5) (f = 1 MHz)	C _{I-O}		0.6		pF
Input-Input Insulation leakage current	(RH ≤ 45%, V _{I-I} = 500 VDC) (Note 6) t = 5 s, (HCPL-2730/2731 only)	I _{I-I}		0.005		μA
Input-Input Resistance	(V _{I-I} = 500 VDC) (Note 6) (HCPL-2730/2731 only)	R _{I-I}		10 ¹¹		Ω
Input-Input Capacitance	(f = 1 MHz) (Note 6) (HCPL-2730/2731 only)	C _{I-I}		0.03		pF

** All typicals at T_A = 25°C

NOTES

- Current Transfer Ratio is defined as a ratio of output collector current, I_O, to the forward LED input current, I_F, times 100%.
- Pin 7 open. (6N138 and 6N139 only)
- Common mode transient immunity in logic high level is the maximum tolerable (positive) dV_{CM}/dt on the leading edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic high state (i.e., V_O > 2.0 V). Common mode transient immunity in logic low level is the maximum tolerable (negative) dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic low state (i.e., V_O < 0.8 V).
- Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
- For dual channel devices, C_{I-O} is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
- Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Current Limiting Resistor Calculations

$$R_1 \text{ (Non-Invert)} = \frac{V_{DD1} - V_{DF} - V_{OL1}}{I_F}$$

$$R_1 \text{ (Invert)} = \frac{V_{DD1} - V_{OH1} - V_{DF}}{I_F}$$

$$R_2 = \frac{V_{DD2} - V_{OLX} (@ I_L - I_2)}{I_L}$$

Where:

V_{DD1} - Input Supply Voltage

V_{DD2} - Output Supply Voltage

V_{DF} - Diode Forward Voltage

V_{OL1} - Logic "0" Voltage of Driver

V_{OH1} - Logic "1" Voltage of Driver

I_F - Diode Forward Current

V_{OLX} - Saturation Voltage of
Output Transistor

I_L - Load Current Through
Resistor R2

I₂ - Input Current of Output Gate

INPUT			OUTPUT						
			CMOS @ 5 V	CMOS @ 10 V	74XX	74LXX	74SXX	74LSXX	74HXX
		R1 (Ω)	R2 (Ω)	R2 (Ω)	R2 (Ω)	R2 (Ω)	R2 (Ω)	R2 (Ω)	R2 (Ω)
CMOS @ 5 V	NON-INV.	2000	1000	2200	750	1000	1000	1000	560
	INV.	510							
CMOS @ 10 V	NON-INV.	5100							
	INV.	4700							
74XX	NON-INV.	2200							
	INV.	180							
74LXX	NON-INV.	1800							
	INV.	100							
74SXX	NON-INV.	2000							
	INV.	360							
74LSXX	NON-INV.	2000							
	INV.	180							
74HXX	NON-INV.	2000							
	INV.	180							

Fig. 1 Resistor Values for Logic Interface




Fig. 2 Non-Inverting Logic Interface




Fig. 3 Inverting Logic Interface

SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

Fig. 4 LED Forward Current vs. Forward Voltage




Fig. 5 LED Forward Voltage vs. Temperature




Fig. 6 Non-saturated Rise and Fall Times vs. Load Resistance (6N138 / 6N139 Only)




Fig. 7 Non-saturated Rise and Fall Times vs. Load Resistance (HCPL-2730 / HCPL-2731 Only)




Fig. 8 Current Transfer Ratio vs. Forward Current (6N138 / 6N139 Only)





Fig. 9 Current Transfer Ratio vs. Forward Current (HCPL-2730 / HCPL-2731 Only)



SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

Fig. 10 Output Current vs Output Voltage
(6N138 / 6N139 Only)




Fig. 11 Output Current vs Output Voltage
(HCPL-2730 / HCPL-2731 Only)




Fig. 12 Output Current vs. Input Diode Forward Current
(6N138 / 6N139 Only)




Fig. 13 Output Current vs Input Diode Forward Current
(HCPL-2730 / HCPL-2731 Only)




Fig. 14 Logic Low Supply Current vs. Input Diode Forward Current
(6N138 / 6N139 Only)





Fig. 15 Logic Low Supply Current vs. Input Diode Forward Current
(HCPL-2730 / HCPL-2731 Only)



SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

Fig. 16 Propagation Delay vs. Input Diode Forward Current
(6N138 / 6N139 Only)




Fig. 17 Propagation Delay vs. Input Diode Forward Current
(HCPL-2730 / HCPL-2731 Only)




Fig. 18 Propagation Delay to Logic Low vs. Pulse Period
(6N138 / 6N139 Only)




Fig. 19 Propagation Delay to Logic Low vs. Pulse Period
(HCPL-2730 / HCPL-2731 Only)




Fig. 20 Propagation Delay vs. Temperature
(6N138 / 6N139 Only)






Fig. 21 Propagation Delay vs. Temperature
(HCPL-2730 / HCPL-2731 Only)




SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731



Test Circuit for 6N138, 6N139



Test Circuit for HCPL-2730 and HCPL-2731






Fig. 22 Switching Time Test Circuit

*Includes Probe and Fixture Capacitance



Test Circuit for 6N138 and 6N139



Test Circuit for HCPL-2730 and HCPL-2731





Fig. 23 Common Mode Immunity Test Circuit

LOW INPUT CURRENT HIGH GAIN SPLIT DARLINGTON OPTOCOUPLERS


SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731


Package Dimensions (Through Hole)



Package Dimensions (Surface Mount)



Package Dimensions (0.4" Lead Spacing)



NOTE

All dimensions are in inches (millimeters)


SINGLE-CHANNEL
6N138
6N139

DUAL-CHANNEL
HCPL-2730
HCPL-2731

ORDERING INFORMATION

Option	Order Entry Identifier	Description
R2	.R2	Opto Plus Reliability Conditioning
S	.S	Surface Mount Lead Bend
SD	.SD	Surface Mount; Tape and reel
W	.W	0.4" Lead Spacing

QT Carrier Tape Specifications ("D" Taping Orientation)



Corporate Headquarters

QT Optoelectronics
610 North Mary Avenue
Sunnyvale, CA 94086
(408) 720-1440 Phone
(408) 720-0848 Fax

North American Sales

QT Optoelectronics
16775 Addison Rd., Suite 200
Addison, TX 75001
(972) 447-1300 Phone
(972) 447-0784 Fax

European Sales

Quality Technologies Deutschland GmbH
Max-Huber-Strasse 8
D-85737 Ismaning, Germany
49 [0] 89/96.30.51 Phone
49 [0] 89/96.54.74 Fax

European Sales

QT Optoelectronics
"Le Levant"
2, rue du Nouveau Bercy
F-94277-CHARENTON-LE PONT Cedex
FRANCE
33 [0] 1.45.18.78.78 Phone
33 [0] 1.43.75.77.57 Fax

Asia/Pacific Sales

QT Optoelectronics
B613, 6th Floor
East Wing, Wisma Tractors
Jalan SS16/1, Subang Jaya
47500 Petaling Jaya
Selangor Darul Eshan, Malaysia
603/735-2417 Phone
603/736-3382 Fax

European Sales

Quality Technologies (U.K) Ltd.
10, Prebendal Court, Oxford Road
Aylesbury, Buckinghamshire
HP19-3EY United Kingdom
44 [0] 1296/30.44.99 Phone
44 [0] 1296/39.24.32 Fax

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.