

FDN360P

Single P-Channel, PowerTrench® MOSFET


General Description


This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor advanced Power Trench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- -2 A, -30 V. $R_{DS(ON)} = 80 \text{ m}\Omega$ @ $V_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 125 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$
- Low gate charge (6.2 nC typical)
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$.
- High power version of industry Standard SOT-23 package. Identical pin-out to SOT-23 with 30% higher power handling capability.





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current - Continuous	(Note 1a)	-2	А
	– Pulsed		-10	
P _D	Power Dissipation for Single Operation	(Note 1a)	0.5	W
		(Note 1b)	0.46	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
360	FDN360P	7"	8mm	3000 units	

Electrical Characteristics

T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	1		I	I	I
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C		-22		mV/°C
1		$V_{DS} = -24V$, $V_{GS} = 0 V$			-1	μΑ
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24V, V _{GS} = 0 V, T _J =55°C			-10	
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.9	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		4		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V}, \qquad I_D = -2 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -2 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, \qquad I_D = -1.5 \text{A}$		63 90 100	80 136 125	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-10			Α
g FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -2 \text{ A}$		5		S
Dvnamio	Characteristics	1		I	I	I
C _{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$		298		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		83		pF
C _{rss}	Reverse Transfer Capacitance	1		39		pF
Switchir	ng Characteristics (Note 2)	1		ı		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, \qquad I_{D} = -1 \text{ A},$		6	12	ns
t _r	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		13	23	ns
t _{d(off)}	Turn-Off Delay Time			11	20	ns
t _f	Turn-Off Fall Time			6	12	ns
Q_g	Total Gate Charge	$V_{DS} = -15V$, $I_{D} = -3.6 \text{ A}$,		6.2	9	nC
Q _{gs}	Gate-Source Charge	V _{GS} = -10 V		1		nC
Q _{gd}	Gate-Drain Charge	1		1.2		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings		1	ı	
I _s	Maximum Continuous Drain-Source				-0.42	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -0.42 \text{ A (Note 2)}$		-0.8	-1.2	V

Notes

 R_{0,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0,JC} is guaranteed by design while R_{0,CA} is determined by the user's board design.



 a) 250°C/W when mounted on a 0.02 in² pad of 2 oz. copper.



b) 270°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ $ACEx^{TM}$ FASTr™ VCX^{TM} OPTOLOGIC® $\mathsf{FRFET}^\mathsf{TM}$ SPM™ Bottomless™ OPTOPLANAR™ CoolFET™ GlobalOptoisolator™ PACMANTM Stealth™ POP^{TM} CROSSVOLT™ GTO™ SuperSOT™-3 Power247™ DOME™ HiSeC™ SuperSOT™-6 I^2C^{TM} SuperSOT™-8 EcoSPARK™ PowerTrench ® SyncFET™ E²CMOSTM ISOPLANAR™ QFET™ OS^{TM} EnSigna™ LittleFET™ TinyLogic™ FACT™ TruTranslation™ MicroFET™ QT Optoelectronics™ UHC™ FACT Quiet Series™ MicroPak™ Quiet Series™

FACT Quiet Series MicroPakt Quiet Series MicroPakt Guiet MicroPakt Guiet Guiet

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete Not In Production		This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		