


## FQB50N06L / FQI50N06L 60V LOGIC N-Channel MOSFET

### General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

### Features

- 52.4A, 60V,  $R_{DS(on)} = 0.021\Omega$  @  $V_{GS} = 10$  V
- Low gate charge ( typical 24.5 nC)
- Low  $C_{RSS}$  ( typical 90 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



### Absolute Maximum Ratings

$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	FQB50N06L / FQI50N06L	Units
$V_{DSS}$	Drain-Source Voltage	60	V
$I_D$	Drain Current - Continuous ( $T_C = 25^\circ\text{C}$ )	52.4	A
	- Continuous ( $T_C = 100^\circ\text{C}$ )	37.1	A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	A
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy	(Note 2)	mJ
$I_{AR}$	Avalanche Current	(Note 1)	A
$E_{AR}$	Repetitive Avalanche Energy	(Note 1)	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$	(Note 3)	V/ns
$P_D$	Power Dissipation ( $T_A = 25^\circ\text{C}$ ) *	3.75	W
	Power Dissipation ( $T_C = 25^\circ\text{C}$ )	121	W
	- Derate above $25^\circ\text{C}$	0.81	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +175	$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	1.24	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	--	40	$^\circ\text{C}/\text{W}$
$R_{\theta CA}$	Thermal Resistance, Case-to-Ambient	--	62.5	$^\circ\text{C}/\text{W}$

\* When mounted on the minimum pad size recommended (PCB Mount)

## Electrical Characteristics

$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	60	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.06	--	$\text{V}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 60 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$	--	--	1	$\mu\text{A}$
		$V_{\text{DS}} = 48 \text{ V}$ , $T_C = 150^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA

## On Characteristics

$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250 \mu\text{A}$	1.0	--	2.5	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}$ , $I_D = 26.2 \text{ A}$	--	0.017	0.021	$\Omega$
		$V_{\text{GS}} = 5 \text{ V}$ , $I_D = 26.2 \text{ A}$	--	0.020	0.025	
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 25 \text{ V}$ , $I_D = 26.2 \text{ A}$ (Note 4)	--	40	--	S

## Dynamic Characteristics

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$	--	1250	1630	pF
$C_{\text{oss}}$	Output Capacitance		--	445	580	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	90	120	pF

## Switching Characteristics

$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 30 \text{ V}$ , $I_D = 26.2 \text{ A}$ , $R_G = 25 \Omega$	--	20	50	ns
$t_r$	Turn-On Rise Time		--	380	770	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	80	170	ns
$t_f$	Turn-Off Fall Time		--	145	300	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 48 \text{ V}$ , $I_D = 52.4 \text{ A}$ , $V_{\text{GS}} = 5 \text{ V}$	--	24.5	32	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	6	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	14.5	--	nC

## Drain-Source Diode Characteristics and Maximum Ratings

$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	52.4	A		
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	210	A		
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_S = 52.4 \text{ A}$	--	--	1.5	V	
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$ , $I_S = 52.4 \text{ A}$ ,	--	65	--	ns	
$Q_{\text{rr}}$	Reverse Recovery Charge	$dI_F / dt = 100 \text{ A}/\mu\text{s}$	(Note 4)	--	125	--	nC

### Notes:

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $L = 300\mu\text{H}$ ,  $I_{AS} = 52.4\text{A}$ ,  $V_{DD} = 25\text{V}$ ,  $R_G = 25 \Omega$ , Starting  $T_J = 25^\circ\text{C}$
- $I_{SD} \leq 52.4\text{A}$ ,  $dI/dt \leq 300\text{A}/\mu\text{s}$ ,  $V_{DD} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J = 25^\circ\text{C}$
- Pulse Test : Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$
- Essentially independent of operating temperature

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.  
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage  
Variation vs. Source Current  
and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics


## Typical Characteristics (Continued)




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**



**Figure 9. Maximum Safe Operating Area**




**Figure 10. Maximum Drain Current vs. Case Temperature**




**Figure 11. Transient Thermal Response Curve**


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms



**Package Dimensions**

**D<sup>2</sup>PAK**



**Package Dimensions** (Continued)**I<sup>2</sup>PAK**

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sup>TM</sup>	FAST <sup>®</sup>	OPTOPLANAR <sup>™</sup>	SuperSOT <sup>™-3</sup>
Bottomless <sup>™</sup>	FASTR <sup>™</sup>	PACMAN <sup>™</sup>	SuperSOT <sup>™-6</sup>
CoolFET <sup>™</sup>	FRFET <sup>™</sup>	POP <sup>™</sup>	SuperSOT <sup>™-8</sup>
CROSSVOLT <sup>™</sup>	GlobalOptoisolator <sup>™</sup>	PowerTrench <sup>®</sup>	SyncFET <sup>™</sup>
DenseTrench <sup>™</sup>	GTO <sup>™</sup>	QFET <sup>™</sup>	TinyLogic <sup>™</sup>
DOME <sup>™</sup>	HiSeC <sup>™</sup>	QS <sup>™</sup>	UHC <sup>™</sup>
EcoSPARK <sup>™</sup>	ISOPLANAR <sup>™</sup>	QT Optoelectronics <sup>™</sup>	UltraFET <sup>®</sup>
E <sup>2</sup> CMOS <sup>™</sup>	LittleFET <sup>™</sup>	Quiet Series <sup>™</sup>	VCX <sup>™</sup>
EnSigna <sup>™</sup>	MicroFET <sup>™</sup>	SLIENT SWITCHER <sup>®</sup>	
FACT <sup>™</sup>	MICROWIRE <sup>™</sup>	SMART START <sup>™</sup>	
FACT Quiet Series <sup>™</sup>	OPTOLOGIC <sup>™</sup>	Stealth <sup>™</sup>	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.