
INTEGRATED CIRCUITS



Product specification Supersedes data of December 1990 File under Integrated Circuits, IC06 1998 Mar 31



FEATURES

- Adds two decimal numbers
- Full internal look-ahead
- Fast ripple carry for economical expansion
- Output capability: standard driver
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT583 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JECEC standard no. 7A.

The 74HC/HCT583 are high-speed 4-bit BCD full adders with internal carry look-ahead. They accept two 4-bit decimal numbers (A_0 to A_3 and B_0 to B_3) and a carry input (C_{IN}).

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f = 6 \text{ ns}$

74HC/HCT583

The "583" generates the decimal sum outputs (Σ_0 to Σ_3) and a carry output (C_{n+4}) if the sum is greater than 9.

If an addition of two BCD numbers produce a number greater than 9, a valid BCD number and a carry will result. For input values larger than 9, the number is converted from binary to BCD. Binary to BCD conversion occurs by grounding one set of inputs, A_n or B_n and applying a 4-bit binary number to the other set of inputs. If the input is between 0 and 9, a BCD number occurs at the output. If the binary input falls between 10 and 15, a carry term is generated. Both the carry term and the sum are the BCD equivalent of the binary input. Converting binary numbers greater than 16 may be achieved by cascading "583s".

See the "283" for the binary version.

SYMBOL	PARAMETER	CONDITIONS	TYF	TYPICAL		
	PARAMETER	CONDITIONS	HC	НСТ		
t _{PHL/} t _{PLH}	propagation delay	C _L = 15 pF; V _{CC} = 5 V				
	C _{IN} to C _{n+4}		20	23	ns	
	A_n , B_n to C_{n+4}		23	27	ns	
Cl	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per package	notes 1 and 2	116	120	pF	

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz

 $f_o = output frequency in MHz$

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC} For HCT the condition is V_I = GND to V_{CC} – 1.5 V


74HC/HCT583


ORDERING INFORMATION


ТҮРЕ		PACKAGE								
NUMBER	NAME	DESCRIPTION	VERSION							
74HC583	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1							
74HC583	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							
74HCT583	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1							
74HCT583	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							

PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
5	C _{IN}	carry input
6	C _{n+4}	carry output
8	GND	ground (0 V)
11, 10, 7, 9	Σ_0 to Σ_3	sum outputs
12, 1, 2, 3	B ₀ to B ₃	B operand inputs
13, 14, 15, 4	A ₀ to A ₃	A operand inputs
16	V _{CC}	positive supply voltage








74HC/HCT583



74HC/HCT583



74HC/HCT583

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6 ns$; $C_L = 50 pF$

		T _{amb} (°C)				TEST CONDITIC		T CONDITIONS				
0/450					74HC	;					WAVEFORME	
SYMBOL	PARAMETER		+25		-40 1	to +85	-40 t	o +125		V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(•)		
t _{PHL} / t _{PLH}	propagation delay		50	155		195		235	ns	2.0	Fig.6	
	C_{IN} to Σ_0		18	31		39		47		4.5		
			14	26		33		40		6.0		
t _{PHL} / t _{PLH}	propagation delay		113	350		440		525	ns	2.0	Fig.6	
	C_{IN} to Σ_1		41	70		88		105		4.5		
			33	60		75		90		6.0		
t _{PHL} / t _{PLH}	propagation delay		100	305		380		460	ns	2.0	Fig.6	
	C_{IN} to Σ_2		36	61		76		92		4.5		
			29	52		65		78		6.0		
t _{PHL} / t _{PLH}	propagation delay		110	340		425		510	ns	2.0	Fig.6	
	C_{IN} to Σ_3		40	68		85		102		4.5		
			32	58		72		87		6.0		
t _{PHL} / t _{PLH}	propagation delay		50	155		195		235	ns	2.0	Fig.6	
	A_n or B_n to Σ_0		18	31		39		47		4.5		
			14	26		33		40		6.0		
t _{PHL} / t _{PLH}	propagation delay		120	365		455		550	ns	2.0	Fig.6	
	A_n or B_n to Σ_1		43	73		91		110		4.5		
			34	62		77		94		6.0		
t _{PHL} / t _{PLH}	propagation delay		105	325		405		490	ns	2.0	Fig.6	
	A_n or B_n to Σ_2		38	65		81		98		4.5		
			30	55		69		83		6.0		
t _{PHL} / t _{PLH}	propagation delay		116	355		445		535	ns	2.0	Fig.6	
	A_n or B_n to Σ_3		42	71		89		107		4.5		
			34	60		76		91		6.0		
t _{PHL} / t _{PLH}	propagation delay		63	195		245		295	ns	2.0	Fig.6	
C_{IN} to C_{n+4}	C _{IN} to C _{n+4}		23	39		49		59		4.5		
			18	33		42		50		6.0		
t _{PHL} / t _{PLH}	propagation delay		72	220		275		330	ns	2.0	Fig.6	
	A _n to C _{n+4}		26	44		55		66		4.5		
			21	37		47		56		6.0		

74HC/HCT583

				-	Г _{атb} (°	C)				TEST CONDITIONS		
CVMBOI	PARAMETER				74HC	;				(V) 2.0 Fig.6	WAVEFORME	
SYMBOL	PARAMETER		+25		- 40 t	to +85	-40 te	o +125	UNIT			
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay		74	230		290		345	ns	2.0	Fig.6	
	B _n to C _{n+4}		27	46		58		69		4.5		
			22	39		49		59		6.0		
t _{THL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Fig.6	
	standard outputs		7	15		19		22		4.5		
			6	13		16		19		6.0		

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A _n , B _n	0.4
C _{IN}	1.5

74HC/HCT583


AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

				-	T _{amb} (°	C)				TEST CONDITIONS	
SYMBOL	PARAMETER				74HC	т] 		WAVEFORMS
STMBUL	PARAMETER		+25		-40	to +85	-40 t	-40 to +125		4.5 Fig.6 4.5 Fig.6	WAVEFORINS
		min.	typ.	max.	min.	max.	min.	max.		(•)	
t _{PHL} / t _{PLH}	propagation delay C_{IN} to Σ_0		20	34		43		51	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay C_{IN} to Σ_1		40	68		85		102	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay C_{IN} to Σ_2		38	65		81		98	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay C_{IN} to Σ_3		38	65		81		98	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay A_n or B_n to Σ_0		22	37		46		56	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay A_n or B_n to Σ_1		43	73		91		110	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay A_n or B_n to Σ_2		40	68		85		102	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay A_n or B_n to Σ_3		41	70		88		105	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay C_{IN} to C_{n+4}		27	46		58		69	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay A_n to C_{n+4}		31	53		66		80	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay B_n to C_{n+4}		30	51		64		77	ns	4.5	Fig.6
t _{THL} / t _{TLH}	output transition time standard outputs		7	15		19		22	ns	4.5	Fig.6


74HC/HCT583

AC WAVEFORMS



PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body



Note

inches

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.045

0.015

0.009

0.15

0.020

0.19

OUTLINE		REFER	EUROPEAN ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT38-1	050G09	MO-001AE				92-10-02 95-01-19	

0.24

0.84

0.10

0.30

0.13

0.31

0.33

SOT38-1

0.087

0.01

74HC/HCT583


95-01-23

97-05-22

 \square

74HC/HCT583

4-bit full adder with fast carry



SOT109-1

076E07S

MS-012AC

74HC/HCT583

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

74HC/HCT583

DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	This data sheet contains final product specifications.					
Limiting values						
more of the limiting values r of the device at these or at a	Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information						
Where application information is given, it is advisory and does not form part of the specification.						

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.