

LINEAR SYSTEMS

Linear Integrated Systems

LS5911 LS5912 LS5912C

**IMPROVED LOW NOISE
WIDEBAND MONOLITHIC
DUAL N-CHANNEL JFET**

FEATURES

Improved Replacement for SILICONIX, FAIRCHILD, & NATIONAL: 2N5911 & 2N5912

LOW NOISE (10kHz)	$e_n \sim 4\text{nV}/\sqrt{\text{Hz}}$
HIGH TRANSCONDUCTANCE (100MHz)	$g_{fs} \geq 4000\mu\text{S}$

ABSOLUTE MAXIMUM RATINGS¹

@ 25 °C (unless otherwise stated)

Maximum Temperatures

Storage Temperature	-65 to +150 °C
Operating Junction Temperature	-55 to +150 °C

Maximum Power Dissipation


Continuous Power Dissipation (Total)	500mW
--------------------------------------	-------

Maximum Currents

Gate Current	50mA
--------------	------

Maximum Voltages

Gate to Drain	-25V
Gate to Source	-25V



MATCHING ELECTRICAL CHARACTERISTICS @25 °C (unless otherwise stated)

SYMBOL	CHARACTERISTIC	TYP	LS5911		LS5912		LS5912C		UNIT	CONDITIONS
			MIN	MAX	MIN	MAX	MIN	MAX		
$ V_{GS1} - V_{GS2} $	Differential Gate to Source Cutoff Voltage			10		15		40	mV	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$
$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$	Differential Gate to Source Cutoff Voltage Change with Temperature			20		40		40	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$ $T_A = -55 \text{ to } +125^\circ\text{C}$
$\frac{I_{DSS1}}{I_{DSS2}}$	Gate to Source Saturation Current Ratio		0.95	1	0.95	1	0.95	1	%	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}$
$ I_{G1} - I_{G2} $	Differential Gate Current			20		20		20	nA	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$ $T_A = +125^\circ\text{C}$
$\frac{g_{fs1}}{g_{fs2}}$	Forward Transconductance Ratio ²		0.95	1	0.95	1	0.95	1	%	$V_{DS} = 10\text{V}, I_D = 5\text{mA}$ $f = 1\text{kHz}$
CMRR	Common Mode Rejection Ratio	85							dB	$V_{DG} = 5\text{V to } 10\text{V}$ $I_D = 5\text{mA}$

STATIC ELECTRICAL CHARACTERISTICS @25 °C (unless otherwise stated)


SYM.	CHARACTERISTIC	TYP	LS5911		LS5912		LS5912C		UNIT	CONDITIONS
			MIN	MAX	MIN	MAX	MIN	MAX		
BV_{GSS}	Gate to Source Breakdown Voltage		-25		-25		-25		V	$I_G = -1\mu\text{A}, V_{DS} = 0\text{V}$
$V_{GS(off)}$	Gate to Source Cutoff Voltage		-1	-5	-1	-5	-1	-5		$V_{DS} = 10\text{V}, I_D = 1\text{nA}$
$V_{GS(F)}$	Gate to Source Forward Voltage	0.7								$I_G = 1\text{mA}, V_{DS} = 0\text{V}$
V_{GS}	Gate to Source Voltage		-0.3	-4	-0.3	-4	-0.3	-4		$V_{DG} = 10\text{V}, I_G = 5\text{mA}$
I_{DSS}	Drain to Source Saturation Current ³		7	40	7	40	7	40	mA	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}$
I_{GSS}	Gate Leakage Current	-1		-50		-50		-50	pA	$V_{GS} = -15\text{V}, V_{DS} = 0\text{V}$
I_G	Gate Operating Current	-1		-50		-50		-50		$V_{DG} = 10\text{V}, I_D = 5\text{mA}$

Linear Integrated Systems

• 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261

DYNAMIC ELECTRICAL CHARACTERISTICS @25 °C (unless otherwise stated)

SYM.	CHARACTERISTIC	TYP	LS5911		LS5912		LS5912C		UNIT	CONDITIONS
			MIN	MAX	MIN	MAX	MIN	MAX		
g_{fs}	Forward Transconductance	$f = 1\text{kHz}$	4000	10000	4000	10000	4000	10000	μS	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$
		$f = 100\text{MHz}$	4000	10000	4000	10000	4000	10000		
g_{os}	Output Conductance	$f = 1\text{kHz}$		100		100		100	μF	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$
		$f = 100\text{MHz}$		150		150		150		
C_{iss}	Input Capacitance			5		5		5	pF	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$ $f = 1\text{MHz}$
C_{rss}	Reverse Transfer Capacitance			1.2		1.2		1.2		
NF	Noise Figure			1		1		1	dB	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$ $f = 10\text{kHz}, R_G = 100\text{K}\Omega$
e_n	Equivalent Input Noise Voltage	$f = 100\text{Hz}$	7	20		20		20	$\text{nV}/\sqrt{\text{Hz}}$	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$ $f = 100\text{Hz}$
		$f = 10\text{kHz}$	4	10		10		10	$\text{nV}/\sqrt{\text{Hz}}$	$V_{DG} = 10\text{V}, I_D = 5\text{mA}$ $f = 10\text{kHz}$



Please contact the factory regarding the availability of optional packages.

1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
2. Pulse Test: $PW \leq 300\mu\text{s}$ Duty Cycle $\leq 3\%$
3. Assumes smaller value in numerator.

Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.