

LA4820M

SANYO

Monaural Speaker/Stereo Headphone Power Amplifier

Overview

The LA4820M compound power IC is designed for portable information processing equipment, such as electronic book players and personal notebook computers, and provides on chip headphone stereo amplifier and monaural speaker amplifier functions required of such devices. This system IC also provides on chip a power-saving headphone jack plug-in/out detection function, which automatically switches the amplifiers, and an optimum volume level controller.

Features

- Power-saving headphone jack plug-in/out detection function on chip that electronically switches between the stereo headphone amplifier and the monaural BTL amplifier according to jack plug-in/out.
- The monaural amplifier has, as output control functions, a built-in output limiter that permits adjustment in accordance with the speaker impedance and a non-clipping circuit that outputs a sine wave suited to the output D range, while the headphone amplifier has a built-in user-friendly PVSS (Peak Volume Select System).
- On-chip ripple filter with a high ripple rejection ratio in order to reduce power line noise.
- Less external components needed thanks to system and circuit technology, and low-capacitance design (22 μF or less) allowing support for chip components.


Functions


- Monaural BTL power amplifier
- Headphone OCL power amplifier $(16 \ \Omega) \times 2$
- Output control functions: Headphone power Monaural power Non-clipping circuit and output limiter
 VSS
- Headphone jack plug-in/out detection function (monaural amplifier/headphone amplifier switching)
- Ripple filter
- Power mute switch
- · Common amplifier on/off switching

Package Dimensions

unit : mm

3112-MFP24S





- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Maximum Ratings at Ta = $25 \circ C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} 1,2 max		8.0	V
Allowable power dissipation	Pd max		580	mW
		With Sanyo evaluation board ($84.2 \times 92.6 \text{ mm}^2$)	1.1	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-40 to +150	°C


Operating Conditions at Ta = $25 \,^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC} 1		6.0	V
Operating voltage range	V _{CC} 1 op		2.5 to 7.2	V
	V _{CC} 2 op		2.0 to 7.2	V


Operating Characteristics at Ta = 25 °C, $V_{CC}1$ = 6.0 V, fi = 1 kHz, 0.775 V = 0 dBm, R_L = 16 Ω : monaural amplifier, R_L = 16 Ω : headphone amplifier

Parameter	Symbol	Conditions	min	typ	max	Unit
[Total]			1			
Quiescent current	I _{CCO} 1	Rg = 0 k Ω , monaural amplifier	7.0	11.5	21.0	mA
	I _{CCO} 2	Rg = 0 k Ω , headphone amplifier	5.5	9.0	14.0	mA
	I _{CCO} 3	Headphone common amplifier off	4.0	6.3	10.0	mA
Input resistance	Ri		10	13	16	kΩ
[Monaural Amplifier]						
Output power	P _O 1	THD = 10%, pin 12 connected to GND	500	760		mW
Voltage gain (closed)	VG1	V _O = 0 dBm	36.0	39.0	42.0	dB
Total harmonic distortion	THD1	P _O = 100 mW		0.1	1.0	%
Output noise voltage	V _{NO} 1	$Rg = 0 \Omega$, BPF = 20 to 20 kHz		170	300	μV
Ripple rejection ratio	Rr1	$Rg = 0 \Omega$, $Vr = -10 dBm$, $fr = 100 Hz$	60	77		dB
DC offset voltage	V _{OFF} 1	Between pin 19 and pin 21	-80	0	+80	mV
[Non-clipping + Monaural Ampli	fier]					
Output power	P _O 2	Vi = 0 dBm	300	450		mW
Total harmonic distortion	THD2	Vi = 0 dBM		1.2	2.0	%
[Output Limiter + Monaural Amp	olifier]					
Output power	P _O 3	Vi = 0 dBm, output limiter input resistance 220 Ω	120	200	300	mW
Total harmonic distortion	THD3	Vi = 0 dBm, output limiter input resistance 220 Ω		0.5	1.2	%
[Headphone Amplifier]						
Output power	P _O 4	THD = 10%	30	120		mW
Voltage gain (closed)	VG2	$V_{O} = -10 \text{ dBm}$	15.3	18.3	21.3	dB
Total harmonic distortion	THD4	$P_0 = 1 \text{ mW}$		0.1	0.5	%
Interchannel crosstalk	СТ	$VO = -5 \text{ dBm}, \text{ Rg} = 0 \Omega$	30	39		dB
Output noise voltage	V _{NO} 2	Rg = 0 Ω, BPF = 20 to 20 kHz		16	35	μV
Ripple rejection ratio	Rr2	Rg = 0 Ω , Vr = -10 dBm, fr = 100 Hz	70	92		dB
DC offset voltage	V _{OFF} 2	Between pin 15 and pin 16, and pin 16 and pin 17	-40	0	+40	mV
[PVSS + Headphone Amplifier]						
PVSS voltage	Vo	Vi = -30 dBm, PVSS2	-39	-36	-33	dBm
PVSS distortion factor	THD5	Vi = -30 dBm, PVSS2		0.25	1.6	%
PVSS start input	V _{OPi}	PVSS2	-59	-55	-51	dBm
PVSS width	W _{PVSS}	Input width from the starting point to the point where the output is +4 dB, PVSS ON	28	35		dB
[Ripple Filter]	1		1	1		
Output voltage	V _{RF}	I _{RF} = 300 mA, 2SB1295 h _{FF} 6 used	5.30	5.49	5.70	V
Ripple rejection ratio	Rr3	$Vr = -10 \text{ dBm}, \text{ fr} = 100 \text{ Hz}, \text{ I}_{RF} = 300 \text{ mA},$ 2SB1295 h _{FE} 6 used	30	34		dB


Block Diagram



Test Circuit Diagram



Sample Application Circuit 1




*1 A Tantalum capacitor is recommended.

*2 A polyester film or ceramic capacitor (of which capacitance specified must be independent of temperature changes) is recommended.

Sample Application Circuit 2

(When neither ripple filter nor common amplifier is used.)



*1 A Tantalum capacitor is recommended.

Pin Description

* When the pin voltage is for $V_{CC}1 = 6.0 \text{ V}$

Pin No.	Pin name	Pin voltage [V]	Internal equivalent circuit	Remarks
1	R.F REF (Ripple Filter)	5.5	1	 LPF pin for ripple filter reference bias. Ripple rejection ratio can be adjusted through an external capacitor. Open when no ripple filter is needed.
2	PWR MUTE	1.2	200k 2 200k 2 1000 2 4 4 4 4 4 4 4 4 4 4 4 4 4	 Power mute is turned on when pin 2 is pulled down. Turns on and off supply of constant current to the power block.
3	MONO IN	2.8	Э	 BTL power input pin. Input resistance 9 kΩ.
4	MIX OUT	2.8	A94713	 IN1 and IN2 addition output pin. Output resistance 5 kΩ.
56	IN1 IN2	2.8	5 4k0 10k0 VREF W A04714	 Power input pins. Input resistance can be varied between 14 kΩ and 4 kΩ by ALC.

Continued on next page.

Continued from preceding page.

Pin No.	Pin Name	Pin Voltage	Internal equivalent circuit	Remarks
7	PRE GND			Connects small-signal block to GND.
8	V _{REF}	2.8	B 3000 W REF W A04715	• Virtual ground bias pin. • Impedance is lowered by V _{REF} amplifier. (ro = 10 Ω or less) • V _{REF} voltage is determined by the following formula: V _{REF} = $\frac{V_{CC}2}{2}$ voltage (pin 22) (V) 2
9	V _{REF} REF	2.8	30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2 30k2	 LPF pin for V_{REF} amplifier reference bias.
10	REF	5.1	10 300 a 43k a 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	 LPF pin for internal ripple filter reference bias. Voltage of V_{CC}2 – 0.4 V.
11	PWRC CONT	0.8	11 11 11 11 11 11 11 11 17 17	 H-P Power is such that the common amplifier turns off and the output common capacitor mode is entered when pin 11 is pulled down.
12	DET OUT	0.5 to 1.0	DET 12 3000 12 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000	 PVSS, output limiter, non-clipping circuit ALC rectification pin. The attack and recovery time are determined by the external capacitance and resistance.

Continued on next page.

Continued from preceding page.


Pin No.	Pin Name	Pin Voltage	Internal equivalent circuit	Remarks
13	PVSS IN	2.8	13 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3000 3	 PVSS detection input pin. PVSS turns off when pulled down or left open.
14	MONO/H·P CONT	0.6		 Switches to H·P when pin 14 is pulled down (connected to GND through 1 MΩ). The external capacitance and resistance is for mode switching smoothing.
15 17	OUT2 OUT1	2.3		• H·P Power output pin.
16	OUTC	2.3		 H-P Power COMMON pin. Turns off when pin 11 is pulled down.
18	PWR GND			Connects power amplifier output block to GND.

Continued on next page.

Continued from preceding page.

Pin No.	Pin Name	Pin Voltage	Internal equivalent circuit	Remarks
19 21	OUT- OUT+	2.3		 MONO Power output pin. BTL operation provides phase inversion and amplitude.
20	LEVEL DET IN	2.9	20 1ka 51ka 0 0 0 0 0 0 0 0 0 0 0 0 0	 MONO Power output level detection input pin. Output limiter level can be varied by external resistance.
22	V _{CC} 2	5.5	Vcc1 3000 Vcc1 Inside IC Vcc	 Ripple filter output pin. Power supply pin when no ripple filter is used. Amplifier block V_{CC} pin.
23	BASE	5.4	23 1000 23 1000 23 1000 23 1000 23 1000 23 23 23 23 23 23 23 23 23 23 23 23 23	 Tr base grounding pin for ripple filter. Left open when no ripple filter is needed.
24	V _{CC} 1	6.0		 Ripple filter V_{CC} pin. Left open when no ripple filter is needed.


Sanyo Evaluation Board Pattern



Surface (silk side)

Tone block (copper foiled side)

Unit (resistance: Ω , capacitance: F)



Copper foiled side

Description of External Components

(Refer to Sample Application Circuit No. 1 for device numbers.)

• R1 (∞ to 40 kΩ):

Resistor for ripple filter reference bias. Not needed when no ripple filter is used.

Resistance	$V_{CC}1 - V_{CC}2$	
None	1.17 V	
150 kΩ	0.73 V	
75 kΩ	0.52 V	
40 kΩ	0.35 V	

The V_{CE} voltage ($V_{CC}1 - V_{CC}2$) of the Tr can be adjusted by changing the resistance value.

• R2 (270 kΩ to 100 kΩ):

Resistor for smoothing (shock noise prevention) when power mute is turned on.

• R3, R4 (30 kΩ to 10 kΩ):

• R5 (5.1 M Ω to 510 k Ω): Resistor for PVSS, output limiter, and non-clipping circuit recovery.

• R6 (510 kΩ to 0 Ω):

PVSS output level variable resistor. Not needed when using no PVSS.

Resistance	PVSS V _O
None	–36 dBm
100 kΩ	–25 dBm
300 kΩ	–18 dBm

• R7 (1 MΩ): Pull-down (discharging) resistor for SP/H·P switching.

amplifier is turned off.

• R8 (270 kΩ): Pull-up (charging) resistor for SP/H·P switching.

Volume.

- R9, R10 (510 k Ω to 10 k Ω): H·P output mixing resistors for PVSS. Not needed when using no PVSS.
- R11 (2.2 Ω):
- R12 (510 k Ω to 0 Ω):

Output limiter level variable resistor. Not needed when no output limiter is used.

Resistor for blocking common amplifier oscillation. Not needed when the common

Resistance	Po	The limiter level can be adjusted by changing the resistance value.
400 kΩ	400 mW	Tesistance value.
300 kΩ	290 mW	
220 kΩ	200 mW	
100 kΩ	110 mW	
0	43 mW	

• Q1:

• C1 (4.7 µF to 1.0 µF):

Ripple filter output Tr (2SB1295 $h_{FE}6$ recommended). Not needed when using no ripple filter.

LPF capacitor for the ripple filter reference bias. Low-region ripple rejection ratio can be varied by changing the capacitance. Not needed when using no ripple filter.

Capacitor for smoothing (shock noise prevention) when power mute is turned off.

Coupling capacitor for the MIX amplifier output and the BTL amplifier input.

Decoupling capacitor for virtual grounding and high-region noise cleaning.

Capacitance	100 Hz SVRR	1 kHz SVRR
4.7 μF	40 dB	60 dB
2.2 µF	34 dB	54 dB
1.0 µF	28 dB	48 dB

- C2 (0.1 µF to 0.01 µF):
- C3 (3.3 µF to 0.22 µF):
- C4 (100 µF to 0.1 µF):
- + C5 (4.7 μF to 1.0 $\mu F):$
- + C6 (22 μF to 3.3 $\mu F):$
- Ripple rejection ratio can be varied by changing the capacitance.

LPF capacitor for internal ripple filter reference bias.

Ripple rejection ratio can be varied by changing the capacitance.

• C7 (33 μF to 10 μF): ALC rectifying capacitor for PVSS, output limiter and non-clipping circuit.

LPF pin for V_{REF} amplifier reference bias.

LA4820M

• C8 (0.33 µF to 0.1 µF):	Coupling capacitor for PVSS detection input and H·P power output. Not needed when PVSS is not used.
• C9 (0.1 µF to 0.01 µF):	Capacitor for SP/H·P switching smoothing (charging/discharging).
• C10 (0.47 µF to 2.2 µF):	Capacitor for blocking common amplifier oscillation. Polyester film or ceramic capacitor (of which capacitance specified must be independent of temperature changes) is recommended. Not needed when common amplifier is turned off.
• C11 (22 µF to 47 µF):	Ripple filter output capacitor. Also functions as oscillation blocking capacitor.
• C12 (220 µF to 10 µF):	 Power supply capacitor. * Use of a Tantalum capacitor is recommended for C11 and C12, because electrolytic capacitors cause the high-region impedance to increase at low temperatures.

Description of Each System


- 1. Ripple filter
- Used when the ripple level on the power line is high and a high ripple rejection ratio is needed in the amplifier block. When not needed, pins 1, 23 and 24 must be left open. (Refer to Sample Application Circuit 2.)
- When using a ripple filter, the output Tr V_{CE} voltage and the pin 1 C1 capacitance (LPF capacitor for the reference bias) must be adjusted according to the power supply ripple level.

```
Power supply \longrightarrow The V<sub>CE</sub> voltage must be adjusted to be ripple bottom peak voltage +0.1 V or more.
```


- 2. MONO amplifier block
- Adds the channel 1 and channel 2 inputs and outputs the addition in single-channel BTL operation.
- Non-clipping and output limiter circuits are built in as output control functions.
- The output limiter detects the output level from the pin 20 detection input and controls the output level by means of ALC configuration. Adjust the level according to the speaker impedance, the power dissipation capability of the power supply, etc. If not needed, the pin 20 detection input must be left open.
- The non-clipping circuit prevents large input-caused output clipping (degradation in sound quality). The detection input is connected internally, while the output level depends on the V_{CC}2 voltage and is controlled by means of ALC configuration.
- 3. H·P amplifier block
- Pin 11 (PWRC CONT) can be used to create a common amplifierless configuration. (This configuration is recommended when there is a possibility that the jack common pin may be shorted with GND in an application set.)
- The output control function PVSS (Peak Volume Select System) controls the output level by means of ALC configuration (keeping user-friendly volume level, etc.); the level can be varied by an external resistor.

Descriptional of Each Block Switching


- 1. Power mute switch
- When an application set is microcomputer controlled, the power supply must be turned on/off with mute turned on in order to prevent shock noise. Even if an application set is not microcomputer controlled, the mute-on time for power-on can be set by the capacitance of the external capacitor on pin 2.



- An equivalent circuit for the mute circuit is shown on the previous page. If the power supply is turned on, the external capacitor is charged by the internal constant current; once the voltage reaches 0.75 V (the switching level), mute turns off and the pin 2 DC voltage stabilizes at approximately 1.2 V. To turn mute on, short through a resistor to pull down pin 2. In this way, smoothing is applied by using an external capacitor and resistor to prevent switching noise when mute is turned on/off.
- The mute-on/off time during normal operation is as shown below.





- 2. Common amplifier control switch
- When the headphone output is connected to other equipment, in an application set in which the common amplifier output (jack common pin) may be connected to GND causing overcurrent to flow from the common amplifier, it is necessary to turn off the common amplifier. In such an application, it is recommended to use the common capacitor scheme shown in Sample Application Circuit 2 where pin 11 is grounded to turn off the common amplifier.
- · An equivalent circuit for the switching circuit is shown below.
- PWRC-off condition $V_{S11} \leq 0.4 \text{ V}$




- 3. H·P/SP switch
- This circuit uses a headphone jack with a switch to detect the headphone plug-in/out and automatically switch between the H·P amplifier and the MONO amplifier. When the H·P amplifier is operating, the MONO amplifier is turned off, and when the MONO amplifier is operating, the H·P amplifier is turned off.
- Smoothing is applied by using an external capacitor and resistor in order to prevent switching shock noise.
- Open H·P condition


 $V_{S14} \leqq 0.2 \ V$







No.5205-15/21






No.5205-17/21







No.5205-20/21

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1996. Specifications and information herein are subject to change without notice.