

Document Title**256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM****Revision History**

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	April. 10 . 1998	Preliminary
0.1	Modify DC characteristics(Input Leakage Current test Conditions) form $V_{DD}=V_{SS}$ to V_{DD} to Max.	June .08. 1998	Preliminary
0.2	Change DC Characteristics. ISB value from 80mA to 130mA at -16 ISB value from 70mA to 120mA at -15 ISB value from 65mA to 110mA at -14 ISB value from 50mA to 100mA at -10 ISB1 value from 10mA to 30mA ISB2 value from 10mA to 30mA	Aug . 27. 1998	Preliminary
0.3	1. Remove speed bin -16. 2. Changed DC condition at Icc and parameters Icc ; from 400mA to 420mA at -15, from 375mA to 400mA at -14, from 300mA to 350mA at -10, ISB ; from 120mA to 150mA at -15, from 110mA to 130mA at -14, from 100mA to 120mA at -10,	Sep. 09. 1998	Preliminary
0.4	1. Add x32 organization.	Oct. 15. 1998	Preliminary
0.5	1. Add V_{DDQ} Supply voltage(2.5V I/O)	Dec. 10. 1998	Preliminary
0.6	1. Changed V_{OL} Max value from 0.2V to 0.4V at 2.5V I/O.	Dec. 23. 1998	Preliminary
1.0	1. Final spec Release. 2. Remove x32 organization.	Jan. 29. 1999	Final
2.0	1. Remove V_{DDQ} Supply voltage(2.5V I/O)	Feb. 25. 1999	Final
3.0	1. Add V_{DDQ} Supply voltage(2.5V I/O)	May. 13. 1999	Final
4.0	1. Change tOE from 4.0ns to 3.8ns at -14 .	July. 05. 1999	Final
5.0	1. Add tCYC 167MHz and 200MHz. 2. Changed DC condition at Icc and parameters Icc ; from 420mA to 400mA at -15, from 400mA to 350mA at -14, from 350mA to 300mA at -10,	Nov. 19. 1999	Final
6.0	1. Change tCD from 4.0ns to 3.8ns at -14 .	March 14. 2000	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

256Kx36 & 512Kx18-bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- 3.3V+0.165V/-0.165V Power Supply.
- I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention only for TQFP ; 2cycle Enable, 1cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A / 119BGA(7x17 Ball Grid Array Package)

FAST ACCESS TIMES

PARAMETER	Symbol	-20	-16	-15	-14	-10	Unit
Cycle Time	tcyc	5.0	6.0	6.7	7.2	10	ns
Clock Access Time	tcd	3.1	3.5	3.8	3.8	4.5	ns
Output Enable Access Time	toE	3.1	3.5	3.8	3.8	4.5	ns

GENERAL DESCRIPTION

The K7A803600M and K7A801800M are 9,437,184-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 256K(512K) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; $\overline{GW}$, $\overline{BW}$, $\overline{LBO}$, $\overline{ZZ}$. Write cycles are internally self-timed and synchronous.


Full bus-width write is done by $\overline{GW}$, and each byte write is performed by the combination of $\overline{WEx}$ and $\overline{BW}$ when $\overline{GW}$ is high. And with $\overline{CS1}$ high, $\overline{ADSP}$ is blocked to control signals. Burst cycle can be initiated with either the address status processor($\overline{ADSP}$) or address status cache controller($\overline{ADSC}$) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance($\overline{ADV}$) input.

$\overline{LBO}$ pin is DC operated and determines burst sequence(linear or interleaved).


$\overline{ZZ}$ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The K7A803600M and K7A801800M are fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP and 119BGA package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)




PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A17	Address Inputs	32,33,34,35,36,37,43 44,45,46,47,48,49,50 81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
			VSS	Ground	17,40,67,90
			N.C.	No Connect	14,16,38,39,42,66
ADV	Burst Address Advance	83	DQa0~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
ADSP	Address Status Processor	84	DQb0~b7		68,69,72,73,74,75,78,79
ADSC	Address Status Controller	85	DQc0~c7		2,3,6,7,8,9,12,13
CLK	Clock	89	DQd0~d7		18,19,22,23,24,25,28,29
CS1	Chip Select	98	DQPa~Pd		51,80,1,30
CS2	Chip Select	97	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
CS2	Chip Select	92	VSSQ	Output Ground	5,10,21,26,55,60,71,76
WEx(x=a,b,c,d)	Byte Write Inputs	93,94,95,96			
OE	Output Enable	86			
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			

Notes : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.
2. The pin 42 is reserved for address bit for the 16Mb .

PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,43 44,45,46,47,48,49,50 80,81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
			VSS	Ground	17,40,67,90
			N.C.	No Connect	1,2,3,6,7,14,16,25,28,29, 30,38,39,42,51,52,53,56, 57,66,75,78,79,95,96
ADV	Burst Address Advance	83	DQa0 ~ a7	Data Inputs/Outputs	58,59,62,63,68,69,72,73
ADSP	Address Status Processor	84	DQb0 ~ b7		8,9,12,13,18,19,22,23
ADSC	Address Status Controller	85	DQPa, Pb		74,24
CLK	Clock	89	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
CS1	Chip Select	98	VSSQ	Output Ground	5,10,21,26,55,60,71,76
CS2	Chip Select	97			
CS2	Chip Select	92			
WE _x	Byte Write Inputs	93,94			
OE	Output Enable	86			
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			

Notes : 1. A₀ and A₁ are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.
2. The pin 42 is reserved for address bit for the 16Mb .

119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7A803600M(256Kx36)

	1	2	3	4	5	6	7
A	VDDQ	A	A	$\overline{\text{ADSP}}$	A	A	VDDQ
B	NC	CS ₂	A	$\overline{\text{ADSC}}$	A	A	NC
C	NC	A	A	VDD	A	A	NC
D	DQc	DQPc	VSS	NC	VSS	DQPb	DQb
E	DQc	DQc	VSS	$\overline{\text{CS}}_1$	VSS	DQb	DQb
F	VDDQ	DQc	VSS	$\overline{\text{OE}}$	VSS	DQb	VDDQ
G	DQc	DQc	$\overline{\text{WE}}_c$	$\overline{\text{ADV}}$	$\overline{\text{WE}}_b$	DQb	DQb
H	DQc	DQc	VSS	$\overline{\text{GW}}$	VSS	DQb	DQb
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	DQd	DQd	VSS	CLK	VSS	DQa	DQa
L	DQd	DQd	$\overline{\text{WE}}_d$	NC	$\overline{\text{WE}}_a$	DQa	DQa
M	VDDQ	DQd	VSS	$\overline{\text{BW}}$	VSS	DQa	VDDQ
N	DQd	DQd	VSS	A ₁ *	VSS	DQa	DQa
P	DQd	DQPd	VSS	A ₀ *	VSS	DQPa	DQa
R	NC	A	$\overline{\text{LBO}}$	VDD	NC	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ

Note : * A₀ and A₁ are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

SYMBOL	PIN NAME	SYMBOL	PIN NAME
A	Address Inputs	VDD	Power Supply(+3.3V)
A ₀ ,A ₁	Burst Count Address	VSS	Ground
$\overline{\text{ADV}}$	Burst Address Advance	N.C.	No Connect
$\overline{\text{ADSP}}$	Address Status Processor		
$\overline{\text{ADSC}}$	Address Status Controller	DQa	Data Inputs/Outputs
CLK	Clock	DQb	Data Inputs/Outputs
CS ₁	Chip Select	DQc	Data Inputs/Outputs
CS ₂	Chip Select	DQd	Data Inputs/Outputs
WEx	Byte Write Inputs	DQPa~Pd	Data Inputs/Outpus
(x=a,b,c,d)			
$\overline{\text{OE}}$	Output Enable	VDDQ	Output Power Supply
$\overline{\text{GW}}$	Global Write Enable		(2.5V or 3.3V)
$\overline{\text{BW}}$	Byte Write Enable		
ZZ	Power Down Input		
LBO	Burst Mode Control		

119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7A801800M(512Kx18)

	1	2	3	4	5	6	7
A	V _{DDQ}	A	A	$\overline{\text{ADSP}}$	A	A	V _{DDQ}
B	NC	CS ₂	A	$\overline{\text{ADSC}}$	A	A	NC
C	NC	A	A	V _{DD}	A	A	NC
D	DQb	NC	V _{SS}	NC	V _{SS}	DQPa	NC
E	NC	DQb	V _{SS}	$\overline{\text{CS}}_1$	V _{SS}	NC	DQa
F	V _{DDQ}	NC	V _{SS}	$\overline{\text{OE}}$	V _{SS}	DQa	V _{DDQ}
G	NC	DQb	$\overline{\text{WE}}_b$	$\overline{\text{ADV}}$	V _{SS}	NC	DQa
H	DQb	NC	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQa	NC
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
K	NC	DQb	V _{SS}	CLK	V _{SS}	NC	DQa
L	DQb	NC	V _{SS}	NC	$\overline{\text{WE}}_a$	DQa	NC
M	V _{DDQ}	DQb	V _{SS}	$\overline{\text{BW}}$	V _{SS}	NC	V _{DDQ}
N	DQb	NC	V _{SS}	A ₁ *	V _{SS}	DQa	NC
P	NC	DQPb	V _{SS}	A ₀ *	V _{SS}	NC	DQa
R	NC	A	$\overline{\text{LBO}}$	V _{DD}	NC	A	NC
T	NC	A	A	NC	A	A	ZZ
U	V _{DDQ}	NC	NC	NC	NC	NC	V _{DDQ}

Note : * A₀ and A₁ are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

SYMBOL	PIN NAME	SYMBOL	PIN NAME
A	Address Inputs	V _{DD}	Power Supply(+3.3V)
A ₀ ,A ₁	Burst Count Address	V _{SS}	Ground
$\overline{\text{ADV}}$	Burst Address Advance	N.C.	No Connect
$\overline{\text{ADSP}}$	Address Status Processor		
$\overline{\text{ADSC}}$	Address Status Controller	DQa	Data Inputs/Outputs
CLK	Clock	DQb	Data Inputs/Outputs
$\overline{\text{CS}}_1$	Chip Select	DQPa~Pb	Data Inputs/Output
$\overline{\text{CS}}_2$	Chip Select		
$\overline{\text{WE}}_x$	Byte Write Inputs	V _{DDQ}	Output Power Supply (2.5V or 3.3V)
(x=a,b)			
$\overline{\text{OE}}$	Output Enable		
$\overline{\text{GW}}$	Global Write Enable		
$\overline{\text{BW}}$	Byte Write Enable		
$\overline{\text{ZZ}}$	Power Down Input		
$\overline{\text{LBO}}$	Burst Mode Control		

FUNCTION DESCRIPTION

The K7A803600M and K7A801800M are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of $\overline{OE}$, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by $\overline{ADSC}$, $\overline{ADSP}$ and $\overline{ADV}$ and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with $\overline{ADV}$.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with $\overline{ADSP}$ (regardless of $\overline{WEx}$ and $\overline{ADSC}$)using the new external address clocked into the on-chip address register whenever $\overline{ADSP}$ is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{OE}$. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. $\overline{ADV}$ is ignored on the clock edge that samples $\overline{ADSP}$ asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when $\overline{WEx}$ are sampled High and $\overline{ADV}$ is sampled low. And $\overline{ADSP}$ is blocked to control signals by disabling $\overline{CS1}$.

All byte write is done by $\overline{GW}$ (regardless of $\overline{BW}$ and $\overline{WEx}$), and each byte write is performed by the combination of $\overline{BW}$ and $\overline{WEx}$ when $\overline{GW}$ is high.

Write cycles are performed by disabling the output buffers with $\overline{OE}$ and asserting $\overline{WEx}$. $\overline{WEx}$ are ignored on the clock edge that samples $\overline{ADSP}$ low, but are sampled on the subsequent clock edges. The output buffers are disabled when $\overline{WEx}$ are sampled Low(regardless of $\overline{OE}$). Data is clocked into the data input register when $\overline{WEx}$ sampled Low. The address increases internally to the next address of burst, if both $\overline{WEx}$ and $\overline{ADV}$ are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals($\overline{WEa}$, $\overline{WEb}$, $\overline{WEc}$ or $\overline{WEd}$) sampled low. The $\overline{WEa}$ control DQa0 ~ DQa7 and DQPa, $\overline{WEb}$ controls DQb0 ~ DQb7 and DQPb, $\overline{WEc}$ controls DQc0 ~ DQc7 and DQPc, and $\overline{WEd}$ control DQd0 ~ DQd7 and DQPd. Read or write cycle may also be initiated with $\overline{ADSC}$, instead of $\overline{ADSP}$. The differences between cycles initiated with $\overline{ADSC}$ and $\overline{ADSP}$ as are follows;

$\overline{ADSP}$ must be sampled high when $\overline{ADSC}$ is sampled low to initiate a cycle with $\overline{ADSC}$.

$\overline{WEx}$ are sampled on the same clock edge that sampled $\overline{ADSC}$ low(and $\overline{ADSP}$ high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

$\overline{LBO}$ PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0

(Linear Burst)

$\overline{LBO}$ PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

ASYNCHRONOUS TRUTH TABLE

OPERATION	ZZ	$\overline{OE}$	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

Notes

1. X means "Don't Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be disabled with $\overline{OE}$, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

$\overline{CS}_1$	$\overline{CS}_2$	$\overline{CS}_2$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	CLK	ADDRESS ACCESSED	OPERATION
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE : 1. X means "Don't Care". 2. The rising edge of clock is symbolized by ↑.
 3. $\overline{WRITE}$ = L means Write operation in WRITE TRUTH TABLE.
 $\overline{WRITE}$ = H means Read operation in WRITE TRUTH TABLE.
 4. Operation finally depends on status of asynchronous input pins($\overline{ZZ}$ and $\overline{OE}$).

WRITE TRUTH TABLE(x36)

$\overline{GW}$	$\overline{BW}$	$\overline{WEa}$	$\overline{WEb}$	$\overline{WEc}$	$\overline{WEd}$	OPERATION
H	H	X	X	X	X	READ
H	L	H	H	H	H	READ
H	L	L	H	H	H	WRITE BYTE a
H	L	H	L	H	H	WRITE BYTE b
H	L	H	H	L	L	WRITE BYTE c and d
H	L	L	L	L	L	WRITE ALL BYTES
L	X	X	X	X	X	WRITE ALL BYTES

Notes : 1. X means "Don't Care".
 2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

WRITE TRUTH TABLE(x18)

$\overline{GW}$	$\overline{BW}$	$\overline{WEa}$	$\overline{WEb}$	OPERATION
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTES
L	X	X	X	WRITE ALL BYTES

Notes : 1. X means "Don't Care".
 2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

PASS-THROUGH TRUTH TABLE

PREVIOUS CYCLE		PRESENT CYCLE				NEXT CYCLE
OPERATION	WRITE	OPERATION	$\overline{CS_1}$	WRITE	$\overline{OE}$	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	H	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	H	H	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	H	H	H	No carryover from previous cycle
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An Data=Qn-1 for one byte	L	H	L	Read Cycle Data=Qn
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Qn-1 for one byte	H	H	L	No carryover from previous cycle

Note : 1. This operation makes written data immediately available at output during a read cycle preceded by a write cycle.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to VSS	VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to VSS	VDDQ	VDD	V
Voltage on Input Pin Relative to VSS	VIN	-0.3 to 4.6	V
Voltage on I/O Pin Relative to VSS	VIO	-0.3 to VDDQ+0.5	V
Power Dissipation	PD	1.6	W
Storage Temperature	TSTG	-65 to 150	°C
Operating Temperature	TOPR	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

***Note** : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS at 3.3V I/O (0°C ≤ TA ≤ 70°C)

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.465	V
	VDDQ	3.135	3.3	3.465	V
Ground	VSS	0	0	0	V

OPERATING CONDITIONS at 2.5V I/O (0°C ≤ TA ≤ 70°C)

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.465	V
	VDDQ	2.375	2.5	2.9	V
Ground	VSS	0	0	0	V

CAPACITANCE* (TA=25°C, f=1MHz)


PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	6	pF
Output Capacitance	COUT	VOUT=0V	-	8	pF

***Note** : Sampled not 100% tested.

DC ELECTRICAL CHARACTERISTICS($V_{DD}=3.3V+0.165V/-0.165V$, $T_A=0^{\circ}C$ to $+70^{\circ}C$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	I _{IL}	$V_{DD} = \text{Max}$; $V_{IN}=V_{SS}$ to V_{DD}	-2	+2	μA	
Output Leakage Current	I _{OL}	Output Disabled, $V_{OUT}=V_{SS}$ to V_{DDQ}	-2	+2	μA	
Operating Current	I _{CC}	Device Selected, I _{OUT} =0mA, ZZ $\leq V_{IL}$, Cycle Time $\geq t_{CYC}$ Min	-20	-	490	mA 1,2
			-16	-	450	
			-15	-	400	
			-14	-	350	
			-10	-	300	
Standby Current	I _{SB}	Device deselected, I _{OUT} =0mA, ZZ $\leq V_{IL}$, f=Max, All Inputs $\leq 0.2V$ or $\geq V_{DD}-0.2V$	-20	-	170	mA
			-16	-	160	
			-15	-	150	
			-14	-	130	
	I _{SB1}	Device deselected, I _{OUT} =0mA, ZZ $\leq 0.2V$, f = 0, All Inputs=fixed ($V_{DD}-0.2V$ or $0.2V$)	-	30	mA	
	I _{SB2}	Device deselected, I _{OUT} =0mA, ZZ $\geq V_{DD}-0.2V$, f=Max, All Inputs $\leq V_{IL}$ or $\geq V_{IH}$	-	30	mA	
Output Low Voltage(3.3V I/O)	V _{OL}	I _{OL} =8.0mA	-	0.4	V	
Output High Voltage(3.3V I/O)	V _{OH}	I _{OH} =-4.0mA	2.4	-	V	
Output Low Voltage(2.5V I/O)	V _{OL}	I _{OL} =1.0mA	-	0.4	V	
Output High Voltage(2.5V I/O)	V _{OH}	I _{OH} =-1.0mA	2.0	-	V	
Input Low Voltage(3.3V I/O)	V _{IL}		-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	V _{IH}		2.0	$V_{DD}+0.5^{**}$	V	3
Input Low Voltage(2.5V I/O)	V _{IL}		-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	V _{IH}		1.7	$V_{DD}+0.5^{**}$	V	3

Notes : 1. Reference AC Operating Conditions and Characteristics for input and timing.
2. Data states are all zero.
3. In Case of I/O Pins, the Max. $V_{IH}=V_{DDQ}+0.3V$.



TEST CONDITIONS

($V_{DD}=3.3V+0.165V/-0.165V$, $V_{DDQ}=3.3V+0.165V/-0.165V$ or $V_{DD}=3.3V+0.165V/-0.165V$, $V_{DDQ}=2.5V+0.4V/-0.125V$, $T_A=0$ to $70^{\circ}C$)

Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)	1.0V/ns
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	$V_{DDQ}/2$
Output Load	See Fig. 1





Fig. 1

AC TIMING CHARACTERISTICS($V_{DD}=3.3V+0.165V/-0.165V$, $T_A=0^{\circ}C$ to $+70^{\circ}C$)

PARAMETER	Symbol	-20		-16		-15		-14		-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	tCYC	5.0	-	6.0	-	6.7	-	7.2	-	10	-	ns
Clock Access Time	tCD	-	3.1	-	3.5	-	3.8	-	3.8	-	4.5	ns
Output Enable to Data Valid	tOE	-	3.1	-	3.5	-	3.8	-	3.8	-	4.5	ns
Clock High to Output Low-Z	tLZC	0	-	0	-	0	-	0	-	0	-	ns
Output Hold from Clock High	tOH	1.0	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.0	-	3.0	-	3.0	-	3.5	-	4.0	ns
Clock High to Output High-Z	tHZC	1.0	3.0	1.5	3.0	1.5	3.0	1.5	3.5	1.5	4.0	ns
Clock High Pulse Width	tCH	2.0	-	2.3	-	2.3	-	2.5	-	3.0	-	ns
Clock Low Pulse Width	tCL	2.0	-	2.3	-	2.3	-	2.5	-	3.0	-	ns
Address Setup to Clock High	tAS	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Address Status Setup to Clock High	tSS	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Data Setup to Clock High	tDS	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Write Setup to Clock High ($\overline{GW}$, $\overline{BW}$, $\overline{WEx}$)	tWS	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Address Advance Setup to Clock High	tADVS	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Chip Select Setup to Clock High	tCSS	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns
Address Hold from Clock High	tAH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tSH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High ($\overline{GW}$, $\overline{BW}$, $\overline{WEx}$)	tWH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tADVH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tCSH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	2	-	2	-	2	-	2	-	cycle


Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

TIMING WAVEFORM OF READ CYCLE




NOTES : $\overline{WRITE} = L$ means $\overline{GW} = L$, or $\overline{GW} = H$, $\overline{BW} = L$, $\overline{WE} = L$
 $\overline{CS} = L$ means $\overline{CS}_1 = L$, $\overline{CS}_2 = H$ and $\overline{CS}_2 = L$
 $\overline{CS} = H$ means $\overline{CS}_1 = H$, or $\overline{CS}_1 = L$ and $\overline{CS}_2 = H$, or $\overline{CS}_1 = L$, and $\overline{CS}_2 = L$


TIMING WAVEFORM OF WRTE CYCLE




TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE(ADSP CONTROLLED, ADSC=HIGH)



TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED , ADSP=HIGH)



TIMING WAVEFORM OF POWER DOWN CYCLE



DEPTH EXPANSION

The diagram illustrates the Microprocessor system architecture. A central **Microprocessor** block is connected to a **Cache Controller** and two **256Kx36 SPB SRAM** banks, labeled **(Bank 0)** and **(Bank 1)**.

Microprocessor Signals:

- I/O[0:71]:** A bus providing **Data** and **Address** signals.
- Address:** Split into **A[0:18]** and **A[18]** segments.
- CLK:** Clock signal.
- ADS:** Active-low signal.

Cache Controller:

- Inputs: **Address** (from A[0:18]), **CLK** (from Microprocessor), and **ADS**.
- Outputs: **CS₂**, **CS₁**, **ADV**, and **ADSP** to Bank 0.

256Kx36 SPB SRAM (Bank 0):

- Inputs: **Address** (from A[18] and A[0:17]), **CLK**, **CS₂**, **CS₁**, **ADV**, and **ADSP**.
- Output: **Data** to the I/O bus.

256Kx36 SPB SRAM (Bank 1):

- Inputs: **Address** (from A[18] and A[0:17]), **CLK**, **CS₂**, **CS₁**, **ADV**, and **ADSP**.
- Output: **Data** to the I/O bus.

The diagram illustrates the timing relationships for a 2-bank memory device. The signals shown are:

- Clock**: A periodic square wave.
- ADSP**: Address Strobe Pulse, shown as a series of trapezoidal pulses.
- ADDRESS [0:n]**: The address bus, showing two address values, A1 and A2.
- WRITE**: A control signal, shown as a series of trapezoidal pulses.
- CS1**: Chip Select 1, shown as a pulse.
- An+1**: A control signal, shown as a pulse.
- ADV**: Address Valid, shown as a series of trapezoidal pulses.
- OE**: Output Enable, shown as a pulse.
- Data Out (Bank 0)**: Data output for Bank 0, showing four data words (Q1-1, Q1-2, Q1-3, Q1-4).
- Data Out (Bank 1)**: Data output for Bank 1, showing four data words (Q2-1, Q2-2, Q2-3, Q2-4).

Key timing parameters are indicated by arrows:

- t_{SS} : Address Setup time before ADSP.
- t_{SH} : Address Hold time after ADSP.
- t_{AS} : Address Setup time before ADDRESS [0:n] change.
- t_{AH} : Address Hold time after ADDRESS [0:n] change.
- t_{WS} : Write Strobe Setup time before WRITE.
- t_{WH} : Write Strobe Hold time after WRITE.
- t_{CSS} : Chip Select Setup time before CS1.
- t_{CSH} : Chip Select Hold time after CS1.
- t_{ADVS} : Address Valid Setup time before ADV.
- t_{ADVH} : Address Valid Hold time after ADV.
- t_{LZOE} : Output Latency time from OE to data output.
- t_{OE} : Output Enable pulse width.
- t_{HZC} : Output Hold time after OE.
- t_{CB} : Output Delay time from CS1 to data output.
- t_{LZC} : Output Latency time from CS1 to data output.

Annotations in the diagram include:


- "Bank 0 is selected by CS2, and Bank 1 deselected by CS1" (pointing to the initial state).
- "Bank 0 is deselected by CS2, and Bank 1 selected by CS1" (pointing to the state after CS1 is asserted).

☐ Don't Care ☒ Undefined

APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 512Kx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 512K depth to 1M depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)


(ADSP CONTROLLED , ADSC=HIGH)




*Notes : n = 14 32K depth , 15 64K depth
16 128K depth , 17 256K depth
18 512K depth , 19 1M depth

⊗ Undefined □ Don't Care

PACKAGE DIMENSIONS



119BGA PACKAGE DIMENSIONS



Notes

1. All Dimensions are in Millimeters.
2. Solder Ball to PCB Offset : 0.10 Max.
3. PCB to Cavity Offset : 0.10 Max.