




FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of -40°C to +85°C
- Low switch on-resistance: FST3xxx 5Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP and SOIC

DESCRIPTION:

The FST3125 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

| Pin Names | I/O | Description |
|----------------------------------|-----|--------------------------------|
| 1A-4A | I/O | Bus A |
| 1Y-4Y | I/O | Bus B |
| NC | — | No Connect |
| $1\overline{OE}, 4\overline{OE}$ | | Bus Switch Enable (Active LOW) |
| | | |

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


COMMERCIAL TEMPERATURE RANGE

capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an nchannel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST3125 is a 4-bit TTL-compatible bus switch. The xOE pins provide individual enable control for each of the four bits.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max. | Unit | | |
|--|--------------------------------------|--------------|------|--|--|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V | | |
| TSTG | Storage Temperature | -65 to +150 | °C | | |
| IOUT Maximum Continuous Channel Current | | 128 | mA | | |
| NOTES: 3471 tbl | | | | | |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condiitions for extended periods may affect reliability.

2. Vcc, Control and Switch terminals.

FUNCTION TABLE

| ŌĒ | Y | Description |
|----|------|-------------|
| Н | Hi-Z | Disconnect |
| L | А | Connect |

3471 tbl 03

CAPACITANCE⁽¹⁾

| Symbol | Parameter | Conditions ⁽²⁾ | Тур. | Unit | |
|-------------------|------------------------------------|---------------------------|------|------|--|
| CIN | Control Input Capacitance | | 4 | pF | |
| Ci/O | Switch Input/Output Capacitance | Switch Off | | pF | |
| NOTES: 3471 tbl (| | | | | |

1. Capacitance is characterized but not tested

2. TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: TA = -40° C to $+85^{\circ}$ C. VCC = 5.0V $\pm 5\%$

| Symbol | Parameter | Test Cor | Test Conditions ⁽¹⁾ | | Typ. ⁽²⁾ | Max. | Uni |
|--------|---|-------------------------------------|--|---|---------------------|------|----------|
| Vih | Input HIGH Voltage | Guaranteed Logic H | Guaranteed Logic HIGH for Control Inputs | | _ | _ | V |
| VIL | Input LOW Voltage | Guaranteed Logic LO | OW for Control Inputs | _ | _ | 0.8 | V |
| Іін | Input HIGH Current | Vcc = Max. | VI = VCC | _ | | ±1 | μA |
| IIL | Input LOW Voltage | | VI = GND | _ | | ±1 | 1 |
| Іоzн | High Impedance Output Current | Vcc = Max. | Vo = Vcc | _ | | ±1 | μA |
| Iozl | (3-State Output pins) | | Vo = GND | _ | | ±1 | 1 |
| los | Short Circuit Current | Vcc = Max., Vo = GND ⁽³⁾ | | _ | 300 | | mA |
| Vik | Clamp Diode Voltage | Vcc = Min., IIN = -18mA | | _ | -0.7 | -1.2 | V |
| Ron | N Switch On Resistance ⁽⁴⁾ Vcc = Min. VIN = 0.0V | | _ | 5 | 7 | Ω | |
| | | ION = 30mA | | | | | |
| | | VCC = Min. VIN = 2.4 | V | | 10 | 15 | Ω |
| | | ION = 15mA | | | | | |
| IOFF | Input/Output Power Off Leakage | Vcc = 0V, VIN or Vo \leq 4.5V | | — | — | ±1 | μA |
| lcc | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc | | _ | 0.1 | 3 | μA |
| TES: | | * | | | | | 3471 tbl |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at VCC = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. Measured by voltage drop between ports at indicated current through the switch.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|---|---|------------------------|------|---------------------|------|-----------------------|
| Δlcc | Quiescent Power Supply Current TTL Inputs HIGH | Vcc = Max. $VIN = 3.4V^{(3)}$ | | _ | 0.5 | 1.5 | mA |
| ICCD | Dynamic Power Supply Current ⁽⁴⁾ | Vcc = Max.VIN = VccOutputs OpenVIN = GNDEnable Pin Toggling50% Duty Cycle | | _ | 30 | 40 | μΑ/ MHz/ Switch |
| lc | Total Power Supply Current ⁽⁶⁾ | Vcc = Max. Outputs Open Enable Pin Toggling | VIN = VCC VIN = GND | — | 1.2 | 1.6 | mA |
| | | (4 Switches Toggling) fi = 10MHz 50% Duty Cycle | VIN = 3.4 VIN = GND | _ | 1.5 | 2.4 | |

NOTES:

3471 tbl 06

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Input Frequency

N = Number of Switches Toggling at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40° C to $+85^{\circ}$ C, VCC = 5.0V $\pm 5\%$

| Symbol | Description | Condition ⁽¹⁾ | Min. ⁽²⁾ | Тур. | Max. | Unit |
|--------------|--|--------------------------|---------------------|------|------|-------------|
| tPLH tPHL | Data Propagation Delay A to Y, Y to $A^{(3,4)}$ | C∟ = 50pF R∟ = 500Ω | | _ | 0.25 | ns |
| tPZH tPZL | Switch Turn on Delay OE to A, Y | | 1.5 | — | 6.5 | ns |
| tPHZ tPLZ | Switch Turn off Delay \overline{OE} to A, Y ⁽³⁾ | | 1.5 | — | 5.5 | ns |
| Qci | Charge Injection ^(5,6) | | _ | 1.5 | _ | рС |
| NOTES: | | | | | | 3471 tbl 07 |

NOTES:

1. See test circuit and waveforms.

2. Minimum limits guaranteed but not tested.


3. This parameter is guaranteed by design but not tested.

4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 2.5ns for 50pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay on the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

5. Measured at switch turn off, load = 50 pF in parallel with 10M Ω scope probe, VIN = 0.0 volts.

6. Characterized parameter. Not 100% tested.

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


| Test | Switch |
|---------------------------|-------------|
| Open Drain Disable Low | Closed |
| Enable Low | |
| All Other Tests | Open |
| | 3471 lnk 08 |

DEFINITIONS:


CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns

ORDERING INFORMATION



3471 drw 08