


CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 – FEBRUARY 2004

- Qualification in Accordance With AEC-Q100†
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- Buffered Inputs
- Common 3-State Output-Enable Control
- 3-State Outputs
- Bus-Line Driving Capability
- Typical Propagation Delay (Clock to Q): 15 ns at $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$
- Fanout (Over Temperature Range)
 - Standard Outputs . . . 10 LSTTL Loads
 - Bus Driver Outputs . . . 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- V_{CC} Voltage = 4.5 V to 5.5 V
- Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8\text{ V (Max)}$, $V_{IH} = 2\text{ V (Min)}$
- CMOS Input Compatibility, $I_I \leq 1\ \mu\text{A}$ at V_{OL} , V_{OH}

† Contact factory for details. Q100 qualification data available on request.



description/ordering information

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (\overline{OE}) controls the 3-state outputs and is independent of the register operation. When \overline{OE} is high, the outputs are in the high-impedance state.

ORDERING INFORMATION

T_A	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOIC – M	Tape and reel	CD74HCT574QM96Q1	HCT574Q
	TSSOP – PW	Tape and reel	CD74HCT574QPWRQ1	HCT574Q

‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

CD74HCT574-Q1
HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP
3-STATE, POSITIVE-EDGE TRIGGERED


SCLS570 – FEBRUARY 2004

FUNCTION TABLE

INPUTS			OUTPUT
\overline{OE}	CP	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

NOTE: H = High voltage level (steady state)
 L = Low voltage level (steady state)
 X = Don't care
 ↑ = Transition from low to high level
 Q₀ = Level before the indicated steady-state conditions were established
 Z = High-impedance state

logic diagram (positive logic)



CD74HCT574-Q1

HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 – FEBRUARY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} (see Note 1)	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V)	±20 mA
Output clamp current, I_{OK} ($V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V)	±20 mA
Drain current per output, I_O ($V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	±35 mA
Output source or sink current per output, I_O ($V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V_{CC} or GND, I_{CC}	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): M package	58°C/W
PW package	69°C/W
Maximum junction temperature, T_J	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch ($1,59 \pm 0,79$ mm) from case for 10 s max	300°C
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages referenced to GND unless otherwise specified.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 4.5$ V to 5.5 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 4.5$ V to 5.5 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
t_t	Input transition (rise and fall) time	$V_{CC} = 2$ V		ns
		$V_{CC} = 4.5$ V		
		$V_{CC} = 6$ V		
T_A	Operating free-air temperature	–40	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



CD74HCT574-Q1
HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP
3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 – FEBRUARY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		I _O (mA)	V _{CC}	T _A = 25°C			T _A = -40°C TO 125°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL}	CMOS loads	-0.02	4.5 V	4.4			4.4	V	
		TTL loads	-6	4.5 V	3.98			3.7		
V _{OL}	V _I = V _{IH} or V _{IL}	CMOS loads	0.02	4.5 V				0.1	V	
		TTL loads	6	4.5 V				0.4		
I _I	V _I = V _{CC} or GND		0	5.5 V			±0.1	±1	μA	
I _{OZ}	V _I = V _{IL} or V _{IH} , V _O = V _{CC} or GND			6 V			±0.5	±10	μA	
I _{CC}	V _I = V _{CC} or GND		0	5.5 V			8	160	μA	
ΔI _{CC}	V _I = V _{CC} - 2.1 V, See Note 4			4.5 V to 5.5 V		100	360	490	μA	
C _{IN}	C _L = 50 pF						10	10	pF	
C _{OUT}	3-state						20	20	pF	

NOTE 4: For dual-supply systems, theoretical worst-case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT input loading

TYPE	INPUT	UNIT LOADS†
'574	D0-D7	0.4
	CP	0.75
	$\overline{\text{OE}}$	0.6

†Unit load is ΔI_{CC} limit specified in electrical characteristics table, e.g., 360 μA max at 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER		V _{CC}	T _A = 25°C		T _A = -40°C TO 125°C		UNIT
			MIN	MAX	MIN	MAX	
f _{max}	Maximum clock frequency	4.5 V	30		20		MHz
t _w	Clock pulse duration	4.5 V	16		24		ns
t _{su}	Setup time, data before clock↑	4.5 V	12		18		ns
t _h	Hold time, data after clock↑	4.5 V	5		5		ns



CD74HCT574-Q1
HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP
3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 – FEBRUARY 2004

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{CC}	T _A = 25°C			T _A = -40°C TO 125°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
t _{pd}	CP	Q	C _L = 50 pF	4.5 V			33		50	ns
			C _L = 15 pF	5 V		15				
t _{dis}	$\overline{\text{OE}}$	Q	C _L = 50 pF	4.5 V			28		42	ns
			C _L = 15 pF	5 V		11				
t _{en}	$\overline{\text{OE}}$	Q	C _L = 50 pF	4.5 V			30		45	ns
			C _L = 15 pF	5 V		12				
t _f		Q	C _L = 50 pF	4.5 V			12		18	ns
f _{max}	CP		C _L = 15 pF	5 V			60			MHz

operating characteristics, V_{CC} = 5 V, T_A = 25°C, input t_r, t_f = 6 ns

PARAMETER		TYP	UNIT
C _{pd}	Power dissipation capacitance (see Note 5)	47	pF

NOTE 5: C_{pd} is used to determine the dynamic power consumption (P_D), per package.

$$P_D = (C_{PD} \times V_{CC}^2 \times f_I) + \Sigma (C_L \times V_{CC}^2 \times f_O)$$

f_I = input frequency

f_O = output frequency

C_L = output load capacitance

V_{CC} = supply voltage






CD74HCT574-Q1

HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP

3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 – FEBRUARY 2004

PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.
 - F. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - G. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - H. t_{PZH} and t_{PZL} are the same as t_{en} .

Figure 1. Load Circuit and Voltage Waveforms

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AC.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265