features

- **High Performance**
  - **150 MHz –3 dB Bandwidth (V_{CC} = ±5 V)**
  - **650 V/μs Slew Rate (V_{CC} = ±15 V)**
  - **–89 dB Third Harmonic Distortion at 1 MHz**
  - **–83 dB Total Harmonic Distortion at 1 MHz**
  - **7.6 nV/√Hz Input-Referred Noise**
- **Differential Input/Differential Output**
  - **Balanced Outputs Reject Common-Mode Noise**
  - **Differential Reduced Second Harmonic Distortion**
- **Wide Power Supply Range**
  - **V_{CC} = 5 V Single Supply to ±15 V Dual Supply**
- **$I_{CC(SD)}$ = 1 mA (VCC = ±5) in Shutdown Mode (THS4150)**

key applications

- **Single-Ended To Differential Conversion**
- **Differential ADC Driver**
- **Differential Antialiasing**
- **Differential Transmitter and Receiver**
- **Output Level Shifter**

THS4150
D OR DGN PACKAGE
(TOP VIEW)



THS4151
D OR DGN PACKAGE
(TOP VIEW)



HIGH-SPEED DIFFERENTIAL I/O FAMILY

DEVICE	NUMBER OF CHANNELS	SHUTDOWN
THS4150	1	X
THS4151	1	–

description

The THS415x is one in a family of fully differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiComI complementary bipolar process.

The THS415x is made of a true fully-differential signal path from input to output. This design leads to an excellent common-mode noise rejection and improved total harmonic distortion.

RELATED DEVICES

DEVICE	DESCRIPTION
THS412x	100 MHz, 43 V/μs, 3.7 nV/√Hz
THS413x	150 MHz, 51 V/μs, 1.3 nV/√Hz
THS414x	160 MHz, 450 V/μs, 6.5 nV/√Hz

THS4151
TOTAL HARMONIC DISTORTION
vs
FREQUENCY



typical A/D application circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AVAILABLE OPTIONS

T_A	PACKAGED DEVICES		MSOP CODES	EVALUATION MODULES
	SMALL OUTLINE (D)	MSOP PowerPAD™ (DGN)		
0°C to 70°C	THS4150CD THS4151CD	THS4150CDGN THS4151CDGN	AQB AQD	THS4150EVM THS4151EVM
–40°C to 85°C	THS4150ID THS4151ID	THS4150IDGN THS4151IDGN	AQC AQE	– –

absolute maximum ratings over operating free–air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}– to V_{CC}+ . . . . . ±16.5 V
Input voltage, V_I . . . . . ±V_{CC}
Output current, I_O . . . . . 150 mA
Differential input voltage, V_{ID} . . . . . ±6 V
Continuous total power dissipation . . . . . See Dissipation Rating Table
Operating free-air temperature, T_A: C suffix . . . . . 0°C to 70°C
I suffix . . . . . –40°C to 85°C
Storage temperature, T_{stg} . . . . . –65°C to 150°C
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds . . . . . 300°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	θ_{JA} (°C/W)	θ_{JC} (°C/W)	T_A = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W

‡ This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the θ_{JA} is 95°C/W with a power rating at T_A = 25°C of 1.32 W.
§ This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. × 3 in. PC.

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V_{CC+} to $V_{CC–}$	Dual supply	±2.5		±15	V
	Single supply	5		30	
Operating free-air temperature, T_A	C suffix	0		70	°C
	I suffix	–40		85	

PowerPAD is a trademark of Texas Instruments.

electrical characteristics, V_{CC} = ±5 V, R_L = 800 Ω, T_A = 25°C (unless otherwise noted)†

dynamic performance

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
BW	Small signal bandwidth (–3 dB)	V_{CC} = 5	Gain = 1, R_f = 390 Ω		150		MHz
		V_{CC} = ±5			150		
		V_{CC} = ±15			150		
BW	Small signal bandwidth (–3 dB)	V_{CC} = 5	Gain = 2, R_f = 750 Ω		80		MHz
		V_{CC} = ±5			81		
		V_{CC} = ±15			81		
SR	Slew rate (see Notes 1)	V_{CC} = ±15,	Gain = 1		650		V/µs
t_S	Settling time to 0.1%	Differential step voltage = 2 V_{PP},	Gain = 1		53		ns
	Settling time to 0.01%				247		

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.
NOTE 1: Slew rate is measured from an output level range of 25% to 75%.

distortion performance

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
THD	Total harmonic distortion Differential input, differential output Gain = 1, R_f = 390 Ω, R_L = 800 Ω V_O = 2 V_{PP}	V_{CC} = 5	f = 1 MHz		–85		dB
			f = 8 MHz		–66		
		V_{CC} = ±5	f = 1 MHz		–83		
			f = 8 MHz		–65		
		V_{CC} = ±15	f = 1 MHz		–84		
			f = 8 MHz		–65		
Spurious free dynamic range (SFDR)		V_O = 2 V_{PP}	f = 1 MHz		–87		dB
Third intermodulation distortion		V_O = 0.14 V_{RMS}	Gain = 1, f = 20 MHz		-95		dBc

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

noise performance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_n	Input voltage noise	f = 10 kHz		7.6		nV/√Hz
I_n	Input current noise	f = 10 kHz		1.78		pA/√Hz

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

electrical characteristics, V_{CC} = ±5 V, R_L = 800 Ω, T_A = 25°C (unless otherwise noted) (continued)†

dc performance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Open loop gain		T_A = 25°C	63	67		dB
		T_A = full range	60			
V_{OS}	Input offset voltage	T_A = 25°C		1.1	7	mV
		T_A = full range			8.5	
	Input offset voltage, referred to V_{OCM}	T_A = 25°C		0.6	8	
	Offset drift	T_A = full range		7		µV/°C
I_{IB}	Input bias current	T_A = full range		7.3	15	µA
I_{OS}	Input offset current			250	1200	nA
Offset drift		T_A = full range		0.7		nA/°C
Shutdown delay to output		T_A = full range		1.1		µs

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

input characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMRR	Common-mode rejection ratio	T_A = full range	–75	–83		dB
V_{ICR}	Common-mode input voltage range			–3.8 to 4.6		V
r_i	Input resistance	Measured into each input terminal		14.4		MΩ
C_i	Input capacitance, closed loop			3.9		pF
r_o	Output resistance	Open loop/single ended		0.4		Ω
$r_{o(SD)}$	Output resistance	Shutdown		636		Ω

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

output characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Output voltage swing		V_{CC} = 5 V	T_A = 25°C	1.2 to 3.8	0.9 to 4.1		V
			T_A = full range	1.2 to 3.8			
		V_{CC} = ±5 V	T_A = 25°C	±3.7	±3.9		
			T_A = full range	±3.6			
		V_{CC} = ±15 V	T_A = 25°C	±11.6	±12.7		
			T_A = full range	±11			
I_O	Output current, R_L = 7 Ω	V_{CC} = 5 V	T_A = 25°C	30	45		mA
			T_A = full range	25			
		V_{CC} = ±5 V	T_A = 25°C	45	60		
			T_A = full range	35			
		V_{CC} = ±15 V	T_A = 25°C	65	85		
			T_A = full range	50			

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

electrical characteristics, V_{CC} = ±5 V, R_L = 800 Ω, T_A = 25°C (unless otherwise noted) (continued)†

power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage range	Single supply		4	5	33	V
		Split supply		±2	±15	±16.5	
I_{CC}	Quiescent current (per amplifier)	V_{CC} = ±5 V	T_A = 25°C		15.8	18.5	mA
			T_A = full range			21	
		V_{CC} = ±15 V	T_A = 25°C		17.5	21	
			T_A = full range			23	
$I_{CC(SD)}$	Quiescent current (shutdown) (THS4150)	T_A = 25°C			1	1.3	mA
		T_A = full range				1.5	
PSRR	Power supply rejection ratio (dc)	T_A = 25°C		70	90		dB
		T_A = full range		65			

† The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
	Small signal frequency response		1, 2
	Large signal frequency response		3
	Settling time		4
SR	Slew rate	vs Temperature	5
	Total harmonic distortion	vs Frequency	6
		vs Output voltage	7
	Harmonic distortion	vs Frequency	8–13
		vs Output voltage	14–17
	Third intermodulation distortion	vs Output voltage	18
V_n	Voltage noise	vs Frequency	19
I_n	Current noise	vs Frequency	20
V_O	Output voltage	vs Single-ended load resistance	21
	Power supply current shutdown	vs Supply voltage	22
	Output current range	vs Supply voltage	23
V_{OS}	Single-ended output offset voltage	vs Common-mode output voltage	24
CMMR	Common-mode rejection ratio	vs Frequency	25
z	Impedance of the V_{OCM} terminal	vs Frequency	26
z_o	Output impedance (powered up)	vs Frequency	27
z_o	Output impedance (shutdown)	vs Frequency	28
PSRR	Power supply rejection ratio	vs Frequency	29

TYPICAL CHARACTERISTICS

SMALL SIGNAL FREQUENCY RESPONSE



Figure 1

SMALL SIGNAL FREQUENCY RESPONSE



Figure 2

LARGE SIGNAL FREQUENCY RESPONSE



Figure 3

SETTLING TIME



Figure 4

TYPICAL CHARACTERISTICS

SLEW RATE vs TEMPERATURE



Figure 5

TOTAL HARMONIC DISTORTION vs FREQUENCY



Figure 6

TOTAL HARMONIC DISTORTION vs OUTPUT VOLTAGE



Figure 7

TYPICAL CHARACTERISTICS

HARMONIC DISTORTION
vs
FREQUENCY



Figure 8

HARMONIC DISTORTION
vs
FREQUENCY



Figure 9

HARMONIC DISTORTION
vs
FREQUENCY



Figure 10

HARMONIC DISTORTION
vs
FREQUENCY



Figure 11

TYPICAL CHARACTERISTICS

HARMONIC DISTORTION vs FREQUENCY



Figure 12

HARMONIC DISTORTION vs FREQUENCY



Figure 13

HARMONIC DISTORTION vs OUTPUT VOLTAGE



Figure 14

HARMONIC DISTORTION vs OUTPUT VOLTAGE



Figure 15

TYPICAL CHARACTERISTICS

HARMONIC DISTORTION
vs
OUTPUT VOLTAGE



Figure 16

HARMONIC DISTORTION
vs
OUTPUT VOLTAGE



Figure 17

THIRD INTERMODULATION DISTORTION
vs
OUTPUT VOLTAGE



Figure 18

VOLTAGE NOISE
vs
FREQUENCY



Figure 19

TYPICAL CHARACTERISTICS

CURRENT NOISE vs FREQUENCY



Figure 20

OUTPUT VOLTAGE vs SINGLE-ENDED LOAD RESISTANCE



Figure 21

POWER SUPPLY CURRENT SHUTDOWN vs SUPPLY VOLTAGE



Figure 22

OUTPUT CURRENT RANGE vs SUPPLY VOLTAGE



Figure 23

TYPICAL CHARACTERISTICS

SINGLE-ENDED OUTPUT OFFSET VOLTAGE vs COMMON-MODE OUTPUT VOLTAGE



Figure 24

COMMON MODE REJECTION RATIO vs FREQUENCY



Figure 25

IMPEDANCE OF THE V_{OCM} TERMINAL vs FREQUENCY



Figure 26

OUTPUT IMPEDANCE (POWERED UP) vs FREQUENCY



Figure 27

TYPICAL CHARACTERISTICS

**OUTPUT IMPEDANCE (SHUTDOWN)
vs
FREQUENCY**



Figure 28

**POWER SUPPLY REJECTION RATIO
vs
FREQUENCY**



Figure 29

APPLICATION INFORMATION

resistor matching

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

V_{OCM} sets the dc level of the output signals. If no voltage is applied to the V_{OCM} pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(V_{CC+}\right) + \left(V_{CC-}\right)}{2}$$

In the differential mode, the V_{OCM} on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input when gain is 1. V_{OCM} has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1 µF capacitor on the V_{OCM} pin as a bypass capacitor. Figure 30 shows the simplified diagram of the THS415x.



Figure 30. THS415x Simplified Diagram

APPLICATION INFORMATION

data converters

Data converters are one of the most popular applications for the fully differential amplifiers. The following schematic shows a typical configuration of a fully differential amplifier attached to a differential ADC.



Figure 31. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply. V_{OCM} defaults to the midrail voltage, $V_{CC}/2$. The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then it is recommended to connect it directly to the V_{OCM} of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.



Figure 32. Fully Differential Amplifier Using a Single Supply

APPLICATION INFORMATION

data converters (continued)

Some single supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.



Figure 33. Circuit With Improved Common-Mode Input Voltage

The following equation is used to calculate R_{PU}:

$$R_{PU} = \frac{V_P - V_{CC}}{\left(V_{IN} - V_P\right)\frac{1}{RG} + \left(V_{OUT} - V_P\right)\frac{1}{RF}}$$

driving a capacitive load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS415x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 34. A minimum value of 20 Ω should work well for most applications. For example, in 50-Ω transmission systems, setting the series resistor value to 20 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.



Figure 34. Driving a Capacitive Load

APPLICATION INFORMATION

Active antialias filtering

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. The following figure presents a method by which the noise may be filtered in the THS415x.



Figure 35. Antialias Filtering

The transfer function for this filter circuit is:

$$H_d(f) = \left(\frac{K}{-\left(\frac{f}{FSF \times fc}\right)^2 + \frac{1}{Q}\,\frac{jf}{FSF \times fc} + 1} \right) \times \left(\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}} \right) \qquad \text{Where } K = \frac{R2}{R1}$$

$$FSF \times fc = \frac{1}{2\pi\sqrt{2 \times R2R3C1C2}} \quad \text{and} \quad Q = \frac{\sqrt{2 \times R2R3C1C2}}{R3C1 + R2C1 + KR3C1}$$

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency-scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2} \quad \text{and} \quad Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

$$FSF \times fc = \frac{1}{2\pi RC\sqrt{2 \times mn}} \quad \text{and} \quad Q = \frac{\sqrt{2 \times mn}}{1 + m(1-K)}$$

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

PRINCIPLES OF OPERATION

theory of operation

The THS415x is a fully differential amplifier. Differential amplifiers are typically *differential in/single out*, whereas fully differential amplifiers are *differential in/differential out*.



Figure 36. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS415x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

Input voltage definition $V_{ID} = (V_{I+}) - (V_{I-})$ $V_{IC} = \frac{(V_{I+}) - (V_{I-})}{2}$

Output voltage definition $V_{OD} = (V_{O+}) - (V_{O-})$ $V_{OC} = \frac{(V_{O+}) - (V_{O-})}{2}$

Transfer function $V_{OD} = V_{ID} \times A_{(f)}$

Output common mode voltage $V_{OC} = V_{OCM}$



Figure 37. Definition of the Fully Differential Amplifier

PRINCIPLES OF OPERATION

theory of operation (continued)

The following schematics depict the differences between the operation of the THS415x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting $R_f1 = R_f2 = R_f$ and $R_{(g)}1 = R_{(g)}2 = R_{(g)} \Rightarrow A = R_f/R_{(g)}$

Figure 38. Amplifying Differential Signals



RECOMMENDED RESISTOR VALUES

GAIN	$R_{(g)}$ Ω	R_f Ω
1	390	390
2	374	750
5	402	2010
10	402	4020

Figure 39. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_{O+} = \frac{V_{I+}}{2} + V_{OCM}$$

The second output is equal and opposite in sign:

$$V_{O-} = \frac{-V_{I+}}{2} + V_{OCM}$$

V_{OCM} will be set to midrails if it is not derived by any external power source.

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a 1-V_{PP} ADC can only support an input signal of 1 V_{PP}. If the output of the amplifier is 2 V_{PP}, then it will not be practical to feed a 2-V_{PP} signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two 1-V_{PP} signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range.

PRINCIPLES OF OPERATION

theory of operation (continued)

Figure 40 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS415x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.



Figure 40. Fully Differential Amplifier With Two 1-V_{PP} Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor, $R_{(g)}$. If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. The following schematic depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:

$$\frac{V_{OD}}{V_{IN1} - V_{IN2}} = \frac{R_f}{R_{(g)}} \left(1 + \frac{2R2}{R1}\right)$$



Figure 41. Fully Differential Instrumentation Amplifier

PRINCIPLES OF OPERATION

circuit layout considerations

To achieve the levels of high frequency performance of the THS415x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS415x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

PRINCIPLES OF OPERATION

power-down mode

The power-down mode is used when power saving is required. The power-down terminal ($\overline{PD}$) found on the THS415x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 kΩ resistor to V_{CC}. The threshold voltage for this terminal is approximately 1.4 V above V_{CC-}. This means that if the $\overline{PD}$ terminal is 1.4 V above V_{CC-}, the device is active. If the $\overline{PD}$ terminal is less than 1.4 V above V_{CC-}, the device is off. For example, if $V_{CC-} = -5$ V, then the device is on when PD reaches 3.6 V, (-5 V + 1.4 V = –3.6 V). By the same calculation, the device is off below –3.6 V. It is recommended to pull the terminal to V_{CC-} in order to turn the device off. The following graph shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 MΩ in the power-down state.



Figure 42. Simplified Power-Down Circuit

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor (R_f) and the gain resistor ($R_{(g)}$) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed-loop output impedance is shown in Figure 43.



Figure 43

PRINCIPLES OF OPERATION

general PowerPAD design considerations

The THS415x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 44(a) and Figure 44(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 44(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD™ installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package (SLMA002).* This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 44. Views of Thermally Enhanced DGN Package

MECHANICAL DATA

D (R-PDSO-G)** **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



DIM \ PINS **	8	14	16
A MAX	0.197 (5,00)	0.344 (8,75)	0.394 (10,00)
A MIN	0.189 (4,80)	0.337 (8,55)	0.386 (9,80)

4040047/D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012

MECHANICAL DATA

DGN (S-PDSO-G8) **PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE**



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions include mold flash or protrusions.
D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265