

March 1997

CMOS Bus Arbiter

Features

- Pin Compatible with Bipolar 8289
- Performance Compatible with:
 - 80C86/80C88(5/8MHz)
- Provides Multi-Master System Bus Control and Arbitration
- Provides Simple Interface with 82C88/8288 Bus Controller
- Synchronizes 80C86/8086, 80C88/8088 Processors with Multi-Master Bus
- Bipolar Drive Capability
- Four Operating Modes for Flexible System Configuration
- Low Power Operation
 - ICCSB 10 μ A (Max)
 - ICCOP1mA/MHz (Max)
- Operating Temperature Ranges
 - C82C890 $^{\circ}$ C to +70 $^{\circ}$ C
 - I82C89-40 $^{\circ}$ C to +85 $^{\circ}$ C
 - M82C89-55 $^{\circ}$ C to +125 $^{\circ}$ C

Description



The Intersil 82C89 Bus Arbiter is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). This circuit, along with the 82C88 bus controller, provides full bus arbitration and control for multi-processor systems. The 82C89 is typically used in medium to large 80C86 or 80C88 systems where access to the bus by several processors must be coordinated. The 82C89 also provides high output current and capacitive drive to eliminate the need for additional bus buffering.

Static CMOS circuit design insures low operating power. The advanced Intersil SAJI CMOS process results in performance equal to or greater than existing equivalent products at a significant power savings.


Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE RANGE	PKG. NO.
CP82C89	20 Ld PDIP	0 $^{\circ}$ C to +70 $^{\circ}$ C	E20.3
IP82C89		-40 $^{\circ}$ C to +85 $^{\circ}$ C	E20.3
CS82C89	20 Ld PLCC	0 $^{\circ}$ C to +70 $^{\circ}$ C	N20.35
IS82C89		-40 $^{\circ}$ C to +85 $^{\circ}$ C	N20.35
CD82C89	20 Ld CERDIP	0 $^{\circ}$ C to +70 $^{\circ}$ C	F20.3
ID82C89		-40 $^{\circ}$ C to +85 $^{\circ}$ C	F20.3
MD82C89/B		-55 $^{\circ}$ C to +125 $^{\circ}$ C	F20.3
5962-8552801RA			F20.3
MR82C89/B	20 Pad CLCC	-55 $^{\circ}$ C to +125 $^{\circ}$ C	J20.A
5962-85528012A	SMD#		J20.A

Pinouts



Functional Diagram



MULTIBUS™ IS AN INTEL CORP. TRADEMARK

Pin Description

PIN SYMBOL	NUMBER	TYPE	DESCRIPTION
V_{CC}	20		V_{CC} : The +5V Power supply pin. A 0.1 μ F capacitor between pins 10 and 20 is recommended for decoupling.
GND	10		GROUND.
$\overline{S_0}$, $\overline{S_1}$, $\overline{S_2}$	1, 18-19	I	STATUS INPUT PINS: The status input pins from an 80C86, 80C88 or 8089 processor. The 82C89 decodes these pins to initiate bus request and surrender actions. (See Table 1).
CLK	17	I	CLOCK: From the 82C84A or 82C85 clock chip and serves to establish when bus arbiter actions are initiated.
$\overline{LOCK}$	16	I	LOCK: A processor generated signal which when activated (low) prevents the arbiter from surrendering the multi-master system bus to any other bus arbiter, regardless of its priority.
$\overline{CRQLCK}$	15	I	COMMON REQUEST LOCK: An active low signal which prevents the arbiter from surrendering the multi-master system bus to any other bus arbiter requesting the bus through the $\overline{CBRQ}$ input pin.
RESB	4	I	RESIDENT BUS: A strapping option to configure the arbiter to operate in systems having both a multi-master system bus and a Resident Bus. Strapped high, the multi-master system bus is requested or surrendered as a function of the $\overline{SYSB/RESB}$ input pin. Strapped low, the $\overline{SYSB/RESB}$ input is ignored.
ANYRQST	14	I	ANY REQUEST: A strapping option which permits the multi-master system bus to be surrendered to a lower priority arbiter as if it were an arbiter of higher priority (i.e., when a lower priority arbiter requests the use of the multi-master system bus, the bus is surrendered as soon as it is possible). When ANYRQST is strapped low, the bus is surrendered according to Table A in Design Information. If ANYRQST is strapped high and $\overline{CBRQ}$ is activated, the bus is surrendered at the end of the present bus cycle. Strapping $\overline{CBRQ}$ low and ANYRQST high forces the 82C89 arbiter to surrender the multi-master system bus after each transfer cycle. Note that when surrender occurs $\overline{BREQ}$ is driven false (high).

Pin Description (Continued)

PIN SYMBOL	NUMBER	TYPE	DESCRIPTION
$\overline{\text{IOB}}$	2	I	IO BUS: A strapping option which configures the 82C89 Arbiter to operate in systems having both an IO Bus (Peripheral Bus) and a multi-master system bus. The arbiter requests and surrenders the use of the multi-master system bus as a function of the status line, $\overline{\text{S2}}$. The multi-master system bus is permitted to be surrendered while the processor is performing IO commands and is requested whenever the processor performs a memory command. Interrupt cycles are assumed as coming from the peripheral bus and are treated as an IO command.
$\overline{\text{AEN}}$	13	O	ADDRESS ENABLE: The output of the 82C89 Arbiter to the processor's address latches, to the 82C88 Bus Controller and 82C84A or 82C85 Clock Generator. $\overline{\text{AEN}}$ serves to instruct the Bus Controller and address latches when to three-state their output drivers.
$\overline{\text{INIT}}$	6	I	INITIALIZE: An active low multi-master system bus input signal used to reset all the bus arbiters on the multi-master system bus. After initialization, no arbiters have the use of the multi-master system bus.
$\text{SYSB}/\overline{\text{RESB}}$	3	I	SYSTEM BUS/RESIDENT BUS: An input signal when the arbiter is configured in the System/Resident Mode ($\overline{\text{RESB}}$ is strapped high) which determines when the multi-master system bus is requested and multi-master system bus surrendering is permitted. The signal is intended to originate from a form of address-mapping circuitry, such as a decoder or PROM attached to the resident address bus. Signal transitions and glitches are permitted on this pin from $\theta 1$ of T4 to $\theta 1$ of T2 of the processor cycle. During the period from $\theta 1$ of T2 to $\theta 1$ of T4, only clean transitions are permitted on this pin (no glitches). If a glitch occurs, the arbiter may capture or miss it, and the multi-master system bus may be requested or surrendered, depending upon the state of the glitch. The arbiter requests the multi-master system bus in the System/Resident Mode when the state of the $\text{SYSB}/\overline{\text{RESB}}$ pin is high and permits the bus to be surrendered when this pin is low.
$\overline{\text{CBRQ}}$	12	I/O	COMMON BUS REQUEST: An input signal which instructs the arbiter if there are any other arbiters of lower priority requesting the use of the multi-master system bus. The $\overline{\text{CBRQ}}$ pins (open-drain output) of all the 82C89 Bus Arbiters which surrender to the multi-master system bus upon request are connected together. The Bus Arbiter running the current transfer cycle will not itself pull the $\overline{\text{CBRQ}}$ line low. Any other arbiter connected to the $\overline{\text{CBRQ}}$ line can request the multi-master system bus. The arbiter presently running the current transfer cycle drops its $\overline{\text{BREQ}}$ signal and surrenders the bus whenever the proper surrender conditions exist. Strapping $\overline{\text{CBRQ}}$ low and $\overline{\text{ANYRQST}}$ high allows the multi-master system bus to be surrendered after each transfer cycle. See the pin definition of $\overline{\text{ANYRQST}}$.
$\overline{\text{BCLK}}$	5	I	BUS CLOCK: The multi-master system bus clock to which all multi-master system bus interface signals are synchronized.
$\overline{\text{BREQ}}$	7	O	BUS REQUEST: An active low output signal in the Parallel Priority Resolving Scheme which the arbiter activates to request the use of the multi-master system bus.
$\overline{\text{BPRN}}$	9	I	BUS PRIORITY IN: The active low signal returned to the arbiter to instruct it that it may acquire the multi-master system bus on the next falling edge of $\overline{\text{BCLK}}$. $\overline{\text{BPRN}}$ active indicates to the arbiter that it is the highest priority requesting arbiter presently on the bus. The loss of $\overline{\text{BPRN}}$ instructs the arbiter that it has lost priority to a higher priority arbiter.
$\overline{\text{BPRO}}$	8	O	BUS PRIORITY OUT: An active low output signal used in the serial priority resolving scheme where $\overline{\text{BPRO}}$ is daisy-chained to $\overline{\text{BPRN}}$ of the next lower priority arbiter.
$\overline{\text{BUSY}}$	11	I/O	BUSY: An active low open-drain multi-master system bus interface signal used to instruct all the arbiters on the bus when the multi-master system bus is available. When the multi-master system bus is available the highest requesting arbiter (determined by $\overline{\text{BPRN}}$) seizes the bus and pulls $\overline{\text{BUSY}}$ low to keep other arbiters off of the bus. When the arbiter is done with the bus, it releases the $\overline{\text{BUSY}}$ signal, permitting it to go high and thereby allowing another arbiter to acquire the multi-master system bus.

Functional Description

The 82C89 Bus Arbiter operates in conjunction with the 82C88 Bus Controller to interface 80C86, 80C88 processors to a multi-master system bus (both the 80C86 and 80C88 are configured in their max mode). The processor is unaware of the arbiter's existence and issues commands as though it has exclusive use of the system bus. If the processor does not have the use of the multi-master system bus, the arbiter prevents the Bus Controller (82C88), the data transceivers and the address latches from accessing the system bus (e.g. all bus driver outputs are forced into the high impedance state). Since the command sequence was not issued by the 82C88, the system bus will appear as "Not Ready" and the processor will enter wait states. The processor will remain in Wait until the Bus Arbiter acquires the use of the multi-master system bus whereupon the arbiter will allow the bus controller, the data transceivers, and the address latches to access the system. Typically, once the command has been issued and a data transfer has taken place, a transfer acknowledge (XACK) is returned to the processor to indicate "READY" from the accessed slave device. The processor then completes its transfer cycle. Thus the arbiter serves to multiplex a processor (or bus master) onto a multi-master system bus and avoid contention problems between bus masters.

Arbitration Between Bus Masters

In general, higher priority masters obtain the bus when a lower priority master completes its present transfer cycle. Lower priority bus masters obtain the bus when a higher priority master is not accessing the system bus. A strapping option (ANYRQST) is provided to allow the arbiter to surrender the bus to a lower priority master as though it were a master of higher priority. If there are no other bus masters requesting the bus, the arbiter maintains the bus so long as its processor has not entered the HALT State. The arbiter will not voluntarily surrender the system bus and has to be forced off by another master's bus request, the HALT State being the only exception. Additional strapping options permit other modes of operation wherein the multi-master system bus is surrendered or requested under different sets of conditions.

Priority Resolving Techniques

Since there can be many bus masters on a multi-master system bus, some means of resolving priority between bus masters simultaneously requesting the bus must be provided. The 82C89 Bus Arbiter provides several resolving techniques. All the techniques are based on a priority concept that at a given time one bus master will have priority above all the rest. There are provisions for using parallel priority resolving techniques, serial priority resolving techniques, and rotating priority techniques.

Parallel Priority Resolving

The parallel priority resolving technique uses a separate bus request line $\overline{BREQ}$ for each arbiter on the multi-master system bus, see Figure 1. Each $\overline{BREQ}$ line enters into a priority encoder which generates the binary address of the highest priority $\overline{BREQ}$ line which is active. The binary address is

decoded by a decoder to select the corresponding $\overline{BPRN}$ (Bus Priority In) line to be returned to the highest priority requesting arbiter. The arbiter receiving priority ($\overline{BPRN}$ true) then allows its associated bus master onto the multi-master system bus as soon as it becomes available (i.e., the bus is no longer busy). When one bus arbiter gains priority over another arbiter it cannot immediately seize the bus, it must wait until the present bus transaction is complete. Upon completing its transaction the present bus occupant recognizes that it no longer has priority and surrenders the bus by releasing $\overline{BUSY}$. $\overline{BUSY}$ is an active low "OR" tied signal line which goes to every bus arbiter on the system bus. When $\overline{BUSY}$ goes inactive (high), the arbiter which presently has bus priority ($\overline{BPRN}$ true) then seizes the bus and pulls $\overline{BUSY}$ low to keep other arbiters off of the bus. See waveform timing diagram, Figure 2. Note that all multimaster system bus transactions are synchronized to the bus clock (BCLK). This allows the parallel priority resolving circuitry or any other priority resolving scheme employed to settle.




FIGURE 1. PARALLEL PRIORITY RESOLVING TECHNIQUE




FIGURE 2. HIGHER PRIORITY ARBITER OBTAINING THE BUS FROM A LOWER PRIORITY ARBITER

NOTES:

1. Higher priority bus arbiter requests the Multi-Master system bus.
2. Attains priority.
3. Lower priority bus arbiter releases $\overline{BUSY}$.
4. Higher priority bus arbiter then acquires the bus and pulls $\overline{BUSY}$ down.

Serial Priority Resolving

The serial priority resolving technique eliminates the need for the priority encoder-decoder arrangement by daisy-chaining the bus arbiters together, connecting the higher priority bus arbiter's BPRO (Bus Priority Out) output to the BPRN (Bus Priority In) of the next lower priority. See Figure 3.




FIGURE 3. SERIAL PRIORITY RESOLVING

NOTE: The number of arbiters that may be daisy-chained together in the serial priority resolving scheme is a function of BCLK and the propagation delay from arbiter to arbiter. Normally, at 10MHz only 3 arbiters may be daisy-chained.

Rotating Priority Resolving

The rotating priority resolving technique is similar to that of the parallel priority resolving technique except that priority is dynamically re-assigned. The priority encoder is replaced by a more complex circuit which rotates priority between requesting arbiters thus allowing each arbiter an equal chance to use the multi-master system bus, over time.

Which Priority Resolving Technique To Use

There are advantages and disadvantages for each of the techniques described above. The rotating priority resolving technique requires substantial external logic to implement while the serial technique uses no external logic but can accommodate only a limited number of bus arbiters before the daisy-chain propagation delay exceeds the multimaster's system bus clock (BCLK). The parallel priority resolving technique is in general a good compromise between the other two

techniques. It allows for many arbiters to be present on the bus while not requiring too much logic to implement.

82C89 Modes Of Operation

There are two types of processors for which the 82C89 will provide support: An Input/Output processor (i.e. an NMOS 8089 IOP) and the 80C86, 80C88. Consequently, there are two basic operating modes in the 82C89 bus arbiter. One, the IOB (I/O Peripheral Bus) mode, permits the processor access to both an I/O Peripheral Bus and a multi-master system bus. The second, the RESB (Resident Bus mode), permits the processor to communicate over both a Resident Bus and a multi-master system bus. An I/O Peripheral Bus is a bus where all devices on that bus, including memory, are treated as I/O devices and are addressed by I/O commands. All memory commands are directed to another bus, the multi-master system bus. A Resident Bus can issue both memory and I/O commands, but it is a distinct and separate bus from the multi-master system bus. The distinction is that the Resident Bus has only one master, providing full availability and being dedicated to that one master.

The $\overline{\text{IOB}}$ strapping option configures the 82C89 Bus Arbiter into the IOB mode and the strapping option RESB configures it into the RESB mode. It might be noted at this point that if both strapping options are strapped false, the arbiter interfaces the processor to a multi-master system bus only (see Figure 4). With both options strapped true, the arbiter interfaces the processor to a multi-master system bus, a Resident Bus, and an I/O Bus.

In the $\overline{\text{IOB}}$ mode, the processor communicates and controls a host of peripherals over the Peripheral Bus. When the I/O Processor needs to communicate with system memory, it does so over the system memory bus. Figure 5 shows a possible I/O Processor system configuration.

The 80C86 and 80C88 processors can communicate with a Resident Bus and a multi-master system bus. Two bus controllers and only one Bus Arbiter would be needed in such a configuration as shown in Figure 6. In such a system configuration the processor would have access to memory and peripherals of both busses. Memory mapping techniques are applied to select which bus is to be accessed. The SYSB/RESB input on the arbiter serves to instruct the arbiter as to whether or not the system bus is to be accessed. The signal connected to SYSB/RESB also enables or disables commands from one of the bus controllers. A summary of the modes that the 82C89 has, along with its response to its status lines inputs, is shown in Table 1.




FIGURE 4. TYPICAL MEDIUM COMPLEXITY CPU SYSTEM




FIGURE 5. TYPICAL MEDIUM COMPLEXITY IOB SYSTEM




FIGURE 6. 82C89 BUS ARBITER SHOWN IN SYSTEM - RESIDENT BUS CONFIGURATION

NOTE: By adding another 82C89 arbiter and connecting its $\overline{\text{AEN}}$ to the 82C88 whose $\overline{\text{AEN}}$ is presently grounded, the processor could have access to two multi-master buses.

TABLE 1. SUMMARY OF 82C89 MODES, REQUESTING AND RELINQUISHING THE MULTI-MASTER SYSTEM BUS

SINGLE LINES FROM 80C86 OR 80C88 OR 8088				IOB MODE ONLY $\overline{\text{IOB}} = \text{LOW}$ RESB = LOW	RESB MODE ONLY $\overline{\text{IOB}} = \text{HIGH}$, RESB = HIGH		IOB MODE RESB MODE $\overline{\text{IOB}} = \text{LOW}$, RESB = HIGH		SINGLE BUS MODE $\overline{\text{IOB}} = \text{HIGH}$ RESB = LOW
	$\overline{\text{S2}}$	$\overline{\text{S1}}$	$\overline{\text{S0}}$		SYSB/RESB = HIGH	SYSB/RESB = LOW	SYSB/RESB = HIGH	SYSB/RESB = LOW	
I/O Commands	0	0	0	X	†	X	X	X	†
	0	0	1	X	†	X	X	X	†
	0	1	0	X	†	X	X	X	†
Halt	0	1	1	X	X	X	X	X	X
Memory Commands	1	0	0	†	†	X	†	X	†
	1	0	1	†	†	X	†	X	†
	1	1	0†	†	†	X	†	X	†
Idle	1	1	1	X	X	X	X	X	X

NOTES:

1. X = Multi-Master System Bus is allowed to be Surrendered.
2. † = Multi-Master System Bus is Requested.

MODE	PIN STRAPPING	MULTI-MASTER SYSTEM BUS	
		REQUESTED**	SURRENDERED*
Single Bus Multi-Master Mode	$\overline{\text{IOB}} = \text{High}$ RESB = Low	Whenever the processor's status lines go active	$\text{HLT} + \text{TI} \cdot \overline{\text{CBRQ}} + \text{HPBRQ} \ddagger$
RESB Mode Only	$\overline{\text{IOB}} = \text{High}$ RESB = High	$\text{SYSB}/\overline{\text{RESB}} = \text{High} \cdot$ ACTIVE STATUS	$(\text{SYSB}/\overline{\text{RESB}} = \text{Low} + \text{TI}) \cdot$ $\overline{\text{CBRQ}} + \text{HLT} + \text{HPBRQ}$
IOB Mode Only	$\overline{\text{IOB}} = \text{Low}$ RESB = Low	Memory Commands	$(\text{I/O Status} + \text{TI}) \cdot \overline{\text{CBRQ}} + \text{HLT} +$ HPBRQ
IOB Mode RESB Mode	$\overline{\text{IOB}} = \text{Low}$ RESB = High	$(\text{Memory Command}) \cdot$ $(\text{SYSB}/\overline{\text{RESB}} = \text{High})$	$(\text{I/O Status Commands}) +$ $\text{SYSB}/\overline{\text{RESB}} = \text{Low}) \cdot \overline{\text{CBRQ}} +$ HPBRQ + HLT

NOTES:

* $\overline{\text{LOCK}}$ prevents surrender of Bus to any other arbiter, $\overline{\text{CRQLCK}}$ prevents surrender of Bus to any lower priority arbiter.

** Except for HALT and Passive or IDLE Status.

‡ HPBRQ, Higher priority Bus request or $\overline{\text{BPRN}} = 1$.

1. $\overline{\text{IOB}}$ Active Low.

2. RESB Active High.

3. + is read as "OR" and $\cdot$ as "AND"

4. TI = Processor Idle Status $\overline{\text{S2}}$, $\overline{\text{S1}}$, $\overline{\text{S0}} = 111$

5. HLT = Processor Halt Status $\overline{\text{S2}}$, $\overline{\text{S1}}$, $\overline{\text{S0}} = 011$

Absolute Maximum Ratings

Supply Voltage +8.0V
 Input, Output or I/O Voltage GND -0.5V to V_{CC} +0.5V
 ESD Classification Class 1

Operating Conditions

Operating Voltage Range +4.5V to +5.5V
 Operating Temperature Range
 C82C89 0°C to +70°C
 I82C89 -40°C to +85°C
 M82C89 -55°C to +125°C

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ_{JC} (°C/W)
CERDIP Package	80	20
CLCC Package	90	24
PDIP Package	75	N/A
PLCC Package	75	N/A
Storage Temperature Range	-65°C to +150°C	
Maximum Junction Temperature		
Ceramic Package	+175°C	
Plastic Package	+150°C	
Maximum Lead Temperature (Soldering 10s)	+300°C	
(PLCC - Lead Tips Only)		

Die Characteristics

Gate Count 200 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

DC Electrical Specifications

$V_{CC} = 5.0V \pm 10\%$;
 $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ (C82C89);
 $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ (I82C89);
 $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ (M82C89)

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
V_{IH}	Logical One Input Voltage	2.0 2.2	- -	V V	C82C89, I82C89 M82C89, Note 1
V_{IL}	Logical Zero Input Voltage	-	0.8	V	Note 1
V_{IHC}	CLK Logical One Input Voltage	0.7 V_{CC}	-	V	
V_{ILC}	CLK Logical Zero Input Voltage	-	0.2 V_{CC}	V	
V_{OL}	Output Low Voltage BUSY, CBRQ AEN BPRO, BREQ	- - -	0.45 0.45 0.45	V V V	$I_{OL} = 20\text{mA}$ $I_{OL} = 16\text{mA}$ $I_{OL} = 8\text{mA}$
V_{OH1}	Output High Voltage BUSY, CBRQ	Open-Drain			
V_{OH2}	Output High Voltage All Other Outputs	3.0 $V_{CC} - 0.4$	-	V V	$I_{OH} = -2.5\text{mA}$ $I_{OH} = -100\mu\text{A}$
II	Input Leakage Current	-1.0	1.0	μA	$V_{IN} = \text{GND or } V_{CC}$, DIP Pins 1-6, 9, 14-19
IO	I/O Leakage	-10.0	10.0	μA	$V_O = \text{GND or } V_{CC}$, DIP Pins 11-12
ICCSB	Standby Power Supply	-	10	μA	$V_{CC} = 5.5\text{V}$, $V_{IN} = V_{CC}$ or GND, Outputs Open
ICCOP	Operating Power Supply Current	-	1	mA/MHz	$V_{CC} = 5.5\text{V}$, Outputs Open, Note 2

NOTES:

- Does not apply to $\overline{\text{IOB}}$, RESB, or ANYRQST. These are strap options and should be held to V_{CC} or GND.
- Maximum current defined by CLK or BCLK, whichever has the highest operating frequency

Capacitance $T_A = +25^\circ\text{C}$

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
CIN	Input Capacitance	10	pF	FREQ = 1MHz, all measurements are referenced to device GND
COUT	Output Capacitance	10	pF	
CIO	I/O Capacitance	15	pF	

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$; GND = 0V:
 $T_A = 0^{\circ}C$ to $+70^{\circ}C$ (C82C89);
 $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (I82C89);
 $T_A = -55^{\circ}C$ to $+125^{\circ}C$ (M82C89)


SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
(1) TCLCL	CLK Cycle Period	125	-	ns	Note 3
(2) TCLCH	CLK Low Time	55	-	ns	Note 3
(3) TCHCL	CLK High Time	35	-	ns	Note 3
(4) TSVCH	Status Active Setup	65	TCLCL-10	ns	Note 3
(5) TSHCL	Status Inactive Setup	50	TCLCL-10	ns	Note 3
(6) THVCH	Status Inactive Hold	10	-	ns	Note 3
(7) THVCL	Status Active Hold	10	-	ns	Note 3
(8) TBYSBL	$\overline{BUSY} \downarrow \uparrow$ Setup to $\overline{BCLK} \downarrow$	20	-	ns	Note 3
(9) TCBSBL	$\overline{CBRQ} \downarrow \uparrow$ Setup to $\overline{BCLK} \downarrow$	20	-	ns	Note 3
(10) TBLBL	$\overline{BCLK}$ Cycle Time	100	-	ns	Note 3
(11) TBHCL	$\overline{BCLK}$ High Time	30	0.65 (TBLBL)	ns	Note 3
(12) TCLLL1	$\overline{LOCK}$ Inactive Hold	10	-	ns	Note 3
(13) TCLLL2	$\overline{LOCK}$ Active Setup	40	-	ns	Note 3
(14) TPNBL	$\overline{BPRN} \downarrow \uparrow$ to $\overline{BCLK}$ Setup Time	20	-	ns	Note 3
(15) TCLSR1	$\overline{SYSB}/\overline{RESB}$ Setup	0	-	ns	Note 3
(16) TCLSR2	$\overline{SYSB}/\overline{RESB}$ Hold	30	-	ns	Note 3
(17) TIVIH	Initialization Pulse Width	675	-	ns	Note 3
(18) TBLBRL	$\overline{BCLK}$ to $\overline{BREQ} \downarrow \uparrow$	-	35	ns	Note 3
(19) TBLPOH	$\overline{BCLK}$ to $\overline{BPRO} \downarrow \uparrow$	-	35	ns	Note 1 and 3
(20) TPNPO	$\overline{BPRN} \downarrow \uparrow$ to $\overline{BPRO} \downarrow \uparrow$ Delay	-	22	ns	Note 1 and 3
(21) TBLBYL	$\overline{BCLK}$ to $\overline{BUSY}$ Low	-	60	ns	Note 3
(22) TBLBYH	$\overline{BCLK}$ to $\overline{BUSY}$ Float	-	35	ns	Note 2 and 3
(23) TCLAEH	CLK to $\overline{AEN}$ High	-	65	ns	Note 3
(24) TBLAEL	$\overline{BCLK}$ to $\overline{AEN}$ Low	-	40	ns	Note 3
(25) TBLCBL	$\overline{BCLK}$ to $\overline{CBRQ}$ Low	-	60	ns	Note 3
(26) TBLCBH	$\overline{BCLK}$ to $\overline{CBRQ}$ Float	-	40	ns	Note 2 and 3
(27) TOLOH	Output Rise Time	-	20	ns	From 0.8V to 2.0V, Note 4
(28) TOHOL	Output Fall Time	-	12	ns	From 2.0V to 0.8V, Note 4
(29) TILIH	Input Rise Time	-	20	ns	From 0.8V to 2.0V
(30) TIHIL	Input Fall Time	-	20	ns	From 2.0V to 0.8V

NOTES:


- $\overline{BCLK}$ generates the first $\overline{BPRO}$ wherein subsequent $\overline{BPRO}$ changes lower in the chain are generated through $\overline{BPRN}$.
- Measured at 0.5V above GND.
- All AC parameters tested as per AC test load circuits. Input rise and fall times are driven at 1ns/V.
- Except $\overline{BUSY}$ and $\overline{CBRQ}$

AC Test Load Circuits


$\overline{\text{BUSY}}$, $\overline{\text{CBRQ}}$ LOAD CIRCUIT



$\overline{\text{AEN}}$ LOAD CIRCUIT




$\overline{\text{BPRO}}$, $\overline{\text{BREQ}}$ LOAD CIRCUIT




NOTE: Includes Stray and Jig Capacitance

AC Testing Input, Output Waveform



AC Testing: Inputs are driven at $V_{IH} + 0.4V$ for a logic "1" and $V_{IL} - 0.4V$ for a logic "0". The clock is driven at $V_{CC} - 0.4V$ and $0.4V$. Timing measurements are made at 1.5V for both a logic "1" and "0".

Timing Waveform



NOTES:

1. $\overline{\text{LOCK}}$ active can occur during any state, as long as the relationships shown above with respect to the CLK are maintained. $\overline{\text{LOCK}}$ inactive has no critical time and can be asynchronous. $\overline{\text{CRQCLK}}$ has no critical timing and is considered an asynchronous input signal.
2. Glitching of $\text{SYSB}/\overline{\text{RESB}}$ is permitted during this time. After θ_2 of T1, and before θ_1 of T4, $\text{SYSB}/\overline{\text{RESB}}$ should be stable to maintain system efficiency.
3. $\overline{\text{AEN}}$ leading edge is related to $\overline{\text{BCLK}}$, trailing edge to CLK. The trailing edge of $\overline{\text{AEN}}$ occurs after bus priority is lost.


ADDITIONAL NOTES:

The signals related to CLK are typical processor signals, and do not relate to the depicted sequence of events of the signals referenced to BCLK. The signals shown related to the BCLK represent a hypothetical sequence of events for illustration. Assume 3 bus arbiters of priorities 1, 2 and 3 configured in serial priority resolving scheme (as shown in Figure 3). Assume arbiter 1 has the bus and is holding $\overline{\text{BUSY}}$ low. Arbiter #2 detects its processor wants the bus and pulls low $\overline{\text{BREQ}} \#2$. If $\overline{\text{BPRN}} \#2$ is high (as shown), arbiter #2 will pull low $\overline{\text{CBRQ}}$ line. $\overline{\text{CBRQ}}$ signals to the higher priority arbiter #1 that a lower priority arbiter wants the bus. [A higher priority arbiter would be granted $\overline{\text{BPRN}}$ when it makes the bus request rather than having to wait for another arbiter to release the bus through $\overline{\text{CBRQ}}$]. *Arbiter #1 will relinquish the multi-master system bus when it enters a state not requiring it (see Table 1), by lowering its $\overline{\text{BPRO}} \#1$ (tied to $\overline{\text{BPRN}} \#2$) and releasing $\overline{\text{BUSY}}$. Arbiter #2 now sees that it has priority from $\overline{\text{BPRN}} \#2$ being low and releases $\overline{\text{CBRQ}}$. As soon as $\overline{\text{BUSY}}$ signifies the bus is available (high), arbiter #2 pulls $\overline{\text{BUSY}}$ low on next falling edge of BCLK. Note that if arbiter #2 didn't want the bus at the time it received priority, it would pass priority to the next lower priority arbiter by lowering its $\overline{\text{BPRO}} \#2$ [TPNPO].


Note that even a higher priority arbiter which is acquiring the bus through $\overline{\text{BPRN}}$ will momentarily drop $\overline{\text{CBRQ}}$ until it has acquired the bus.

Burn-In Circuits

MD82C89 Cerdip



MR82C89 CLCC



NOTES:

1. $V_{CC} = 5.5V \pm 0.5V$, $GND = 0V$
2. $V_{IH} = 4.5V \pm 10\%$, $V_{IL} = -0.2V$ to $+0.4V$
3. Components Values:
 $R1 = 1.2k\Omega$, 1/4W, 5%
 $R2 = 47k\Omega$, 1/4W, 5%
 $C1 = 0.01\mu F$ minimum
 $F0 = 100kHz \pm 10\%$
 $F1 = F0/2$
 $F2 = F1/2 \dots$
 $F14 = F13/2$

Die Characteristics

DIE DIMENSIONS:

92.9 x 95.7 x 19 ± 1mils

METALLIZATION:

Type: Si - Al

Thickness: 11kÅ ± 2kÅ

GLASSIVATION:


Type: Nitrox

Thickness: 10kÅ ± 2kÅ

WORST CASE CURRENT DENSITY:

1.8×10^5 A/cm²

Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029