

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT40102 8-bit synchronous BCD down counter

Product specification
File under Integrated Circuits, IC06

December 1990

8-bit synchronous BCD down counter

74HC/HCT40102

FEATURES

- Cascadable
- Synchronous or asynchronous preset
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT40102 are high-speed Si-gate CMOS devices and are pin compatible with the "40102" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT40102 consist each of an 8-bit synchronous down counter with a single output which is active when the internal count is zero. The "40102" is configured as two cascaded 4-bit BCD counters and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count output (TC) are active-LOW logic.

In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP). Counting is inhibited when the terminal enable input (TE) is HIGH. The terminal count output (TC) goes LOW when the count reaches zero if TE is LOW, and remains LOW for one full clock period.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay CP to TC	C _L = 15 pF; V _{CC} = 5 V	30	31	ns
f _{max}	maximum clock frequency		30	30	MHz
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	20	25	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

∑ (C_L × V_{CC}² × f_o) = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

When the synchronous preset enable input (PE) is LOW, data at the jam input (P₀ to P₇) is clocked into the counter on the next positive-going clock transition regardless of the state of TE. When the asynchronous preset enable input (PL) is LOW, data at the jam input (P₀ to P₇) is asynchronously forced into the counter regardless of the state of PE, TE, or CP. The jam inputs (P₀ to P₇) represent two 4-bit BCD words.

When the master reset input (MR) is LOW, the counter is asynchronously cleared to its maximum count (decimal 99) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the function table.

If all control inputs except TE are HIGH at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 clock pulses long. The "40102" may be cascaded using the TE input and the TC output, in either a synchronous or ripple mode.

APPLICATIONS

- Divide-by-n counters
- Programmable timers
- Interrupt timers
- Cycle/program counters

8-bit synchronous BCD down counter

74HC/HCT40102




2. For HC the condition is $V_I = \text{GND to } V_{CC}$
For HCT the condition is $V_I = \text{GND to } V_{CC} - 1.5 \text{ V}$

ORDERING INFORMATION

See “74HC/HCT/HCU/HCMOS Logic Package Information”.

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CP	clock input (LOW-to-HIGH, edge-triggered)
2	$\overline{\text{MR}}$	asynchronous master reset input (active LOW)
3	$\overline{\text{TE}}$	terminal enable input
4, 5, 6, 7, 10, 11, 12, 13	P_0 to P_7	jam inputs
8	GND	ground (0 V)
9	$\overline{\text{PL}}$	asynchronous preset enable input (active LOW)
14	$\overline{\text{TC}}$	terminal count output (active LOW)
15	$\overline{\text{PE}}$	synchronous preset enable input (active LOW)
16	V_{CC}	positive supply voltage



8-bit synchronous BCD down counter

74HC/HCT40102




Fig.4 Functional diagram.

FUNCTION TABLE

CONTROL INPUTS				PRESET MODE	ACTION
MR	PL	PE	TE		
H	H	H	H	synchronous	inhibit counter
H	H	H	L		count down
H	H	L	X		preset on next LOW-to HIGH clock transition
H	L	X	X	asynchronous	preset asynchronously
L	X	X	X		clear to maximum count

Notes

- 1. Clock connected to CP.
- 2. Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
- 3. Jam inputs: MSD = P₇, LSD = P₀.

H = HIGH voltage level
L = LOW voltage level
X = don't care

8-bit synchronous BCD down counter

74HC/HCT40102




Fig.5 Logic diagram.




Fig.6 Timing diagram.

8-bit synchronous BCD down counter

74HC/HCT40102

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay CP to $\overline{TC}$		96 35 28	300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig.8
t _{PHL} / t _{PLH}	propagation delay $\overline{TE}$ to $\overline{TC}$		50 18 14	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig.8
t _{PHL} / t _{PLH}	propagation delay P _n , $\overline{PL}$ to $\overline{TC}$		110 40 32	240 68 58		425 85 72		510 102 87	ns	2.0 4.5 6.0	Fig.8
t _{PLH}	propagation delay $\overline{MR}$ to $\overline{TC}$		83 30 24	275 55 47		345 69 59		415 83 71	ns	2.0 4.5 6.0	Fig.8
t _{THL} / t _{TLH}	output transition time		9 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 8
t _w	clock pulse width HIGH or LOW	165 33 28	22 8 6		205 41 35		250 50 43		ns	2.0 4.5 6.0	Fig.8
t _w	master reset pulse width LOW	150 30 26	30 11 9		190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig.8
t _w	preset enable pulse width $\overline{PL}$; LOW	125 25 21	39 14 11		155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig.8
t _{rem}	removal time $\overline{PL}$; $\overline{MR}$ to CP	50 10 9	8 3 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig.8
t _{su}	set-up time $\overline{PE}$ to CP	100 20 17	36 13 10		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.8
t _{su}	set-up time $\overline{TE}$ to CP	175 35 30	50 18 14		220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig.8

8-bit synchronous BCD down counter

74HC/HCT40102

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{su}	set-up time P _n to CP	100	33		125		150		ns	2.0	Fig.8
		20	12		25		30			4.5	
		17	10		21		26			6.0	
t _h	hold time PE to CP	2	−8		2		2		ns	2.0	Fig.8
		2	−3		2		2			4.5	
		2	−2		2		2			6.0	
t _h	hold time TE to CP	0	−41		0		0		ns	2.0	Fig.8
		0	−15		0		0			4.5	
		0	−12		0		0			6.0	
t _h	hold time P _n to CP	2	−5		2		2		ns	2.0	Fig.8
		2	−5		2		2			4.5	
		2	−5		2		2			6.0	
f _{max}	maximum clock pulse frequency	3	8.9		2		2		MHz	2.0	Fig.8
		15	27		12		10			4.5	
		18	32		14		12			6.0	

8-bit synchronous BCD down counter74HC/HCT40102

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP, $\overline{PE}$	1.50
$\overline{MR}$	1.00
$\overline{TE}$	0.80
P _n	0.25
$\overline{PL}$	0.35

8-bit synchronous BCD down counter

74HC/HCT40102

AC CHARACTERISTICS FOR 74HCT







GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay P _n ; CP to $\overline{TC}$		38	63		79		95	ns	4.5	Figs 8 and 8
t _{PHL} / t _{PLH}	propagation delay $\overline{TE}$ to $\overline{TC}$		25	50		63		75	ns	4.5	Fig.8
t _{PHL} / t _{PLH}	propagation delay $\overline{PL}$ to $\overline{TC}$		49	83		104		125	ns	4.5	Fig.8
t _{PLH}	propagation delay $\overline{MR}$ to $\overline{TC}$		31	55		69		83	ns	4.5	Fig.8
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Figs 8 and 8
t _W	clock pulse width HIGH or LOW	33	11		41		50		ns	4.5	Fig.8
t _W	master reset pulse width LOW	30	16		38		45		ns	4.5	Fig.8
t _W	preset enable pulse width $\overline{PL}$; LOW	43	25		54		65		ns	4.5	Fig.8
t _{rem}	removal time $\overline{PL}$; $\overline{MR}$ to CP	10	1		13		15		ns	4.5	Fig.8
t _{su}	set-up time $\overline{PE}$ to CP	20	10		25		30		ns	4.5	Fig.8
t _{su}	set-up time $\overline{TE}$ to CP	40	20		50		60		ns	4.5	Fig.8
t _{su}	set-up time P _n to CP	20	12		25		30		ns	4.5	Fig.8
t _h	hold time $\overline{PE}$ to CP	0	−4		0		0		ns	4.5	Fig.8
t _h	hold time $\overline{TE}$ to CP	0	−15		0		0		ns	4.5	Fig.8
t _h	hold time P _n to CP	0	−6		0		0		ns	4.5	Fig.8
f _{max}	maximum clock pulse frequency	15	27		12		10		MHz	4.5	Fig.8

8-bit synchronous BCD down counter

74HC/HCT40102

AC WAVEFORMS



8-bit synchronous BCD down counter

74HC/HCT40102

APPLICATION INFORMATION




Fig.13 Programmable timer.




Fig.14 Divide-by-N counter.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".