

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT4040** 12-stage binary ripple counter

Product specification  
File under Integrated Circuits, IC06

December 1990

## 12-stage binary ripple counter

## 74HC/HCT4040

## FEATURES

- Output capability: standard
- $I_{CC}$  category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT4040 are high-speed Si-gate CMOS devices and are pin compatible with “4040” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4040 are 12-stage binary ripple counters with a clock input ( $\overline{CP}$ ), an overriding asynchronous master reset input (MR) and twelve parallel outputs

( $Q_0$  to  $Q_{11}$ ). The counter advances on the HIGH-to-LOW transition of  $\overline{CP}$ .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{CP}$ .

Each counter stage is a static toggle flip-flop.

## APPLICATIONS

- Frequency dividing circuits
- Time delay circuits
- Control counters

## QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $t_r = t_f = 6\text{ ns}$

| SYMBOL              | PARAMETER                                     | CONDITIONS                                   | TYPICAL |     | UNIT |
|---------------------|-----------------------------------------------|----------------------------------------------|---------|-----|------|
|                     |                                               |                                              | HC      | HCT |      |
| $t_{PHL} / t_{PLH}$ | propagation delay<br>$\overline{CP}$ to $Q_0$ | $C_L = 15\text{ pF}$ ; $V_{CC} = 5\text{ V}$ | 14      | 16  | ns   |
|                     | $Q_n$ to $Q_{n+1}$                            |                                              | 8       | 8   | ns   |
| $f_{max}$           | maximum clock frequency                       |                                              | 90      | 79  | MHz  |
| $C_I$               | input capacitance                             |                                              | 3.5     | 3.5 | pF   |
| $C_{PD}$            | power dissipation capacitance per package     | notes 1 and 2                                | 20      | 20  | pF   |

## Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$

For HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5\text{ V}$

## ORDERING INFORMATION




See “74HC/HCT/HCU/HCMOS Logic Package Information”.

12-stage binary ripple counter

74HC/HCT4040


PIN DESCRIPTION

| PIN NO.                                | SYMBOL            | NAME AND FUNCTION                         |
|----------------------------------------|-------------------|-------------------------------------------|
| 8                                      | GND               | ground (0 V)                              |
| 9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1 | $Q_0$ to $Q_{11}$ | parallel outputs                          |
| 10                                     | $\overline{CP}$   | clock input (HIGH-to-LOW, edge-triggered) |
| 11                                     | MR                | master reset input (active HIGH)          |
| 16                                     | $V_{CC}$          | positive supply voltage                   |



12-stage binary ripple counter



74HC/HCT4040



FUNCTION TABLE

| INPUTS |    | OUTPUTS        |
|--------|----|----------------|
| CP     | MR | Q <sub>n</sub> |
| ↑      | L  | no change      |
| ↓      | L  | count          |
| X      | H  | L              |

- Notes
- H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
↑ = LOW-to-HIGH clock transition  
↓ = HIGH-to-LOW clock transition



## 12-stage binary ripple counter

## 74HC/HCT4040

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**AC CHARACTERISTICS FOR 74HC**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER                                               | T <sub>amb</sub> (°C) |                |                 |                 |                 |                 |                 | UNIT | TEST CONDITIONS        |           |
|-------------------------------------|---------------------------------------------------------|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|------------------------|-----------|
|                                     |                                                         | 74HC                  |                |                 |                 |                 |                 |                 |      | V <sub>CC</sub><br>(V) | WAVEFORMS |
|                                     |                                                         | +25                   |                |                 | −40 to +85      |                 | −40 to +125     |                 |      |                        |           |
|                                     |                                                         | min.                  | typ.           | max.            | min.            | max.            | min.            | max.            |      |                        |           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>0</sub>               |                       | 47<br>17<br>14 | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>Q <sub>n</sub> to Q <sub>n+1</sub> |                       | 28<br>10<br>8  | 100<br>20<br>17 |                 | 125<br>25<br>21 |                 | 150<br>30<br>26 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| t <sub>PHL</sub>                    | propagation delay<br>MR to Q <sub>n</sub>               |                       | 61<br>22<br>18 | 185<br>37<br>31 |                 | 230<br>46<br>39 |                 | 280<br>56<br>48 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                                  |                       | 19<br>7<br>6   | 75<br>15<br>13  |                 | 95<br>19<br>16  |                 | 110<br>22<br>19 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| t <sub>w</sub>                      | clock pulse width<br>HIGH or LOW                        | 80<br>16<br>14        | 14<br>5<br>4   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| t <sub>w</sub>                      | master reset pulse<br>width; HIGH                       | 80<br>16<br>14        | 22<br>8<br>6   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| t <sub>rem</sub>                    | removal time<br>MR to $\overline{\text{CP}}$            | 50<br>10<br>9         | 8<br>3<br>2    |                 | 65<br>13<br>11  |                 | 75<br>15<br>13  |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |
| f <sub>max</sub>                    | maximum clock pulse<br>frequency                        | 6.0<br>30<br>35       | 27<br>82<br>98 |                 | 4.8<br>24<br>28 |                 | 4.0<br>20<br>24 |                 | MHz  | 2.0<br>4.5<br>6.0      | Fig.7     |

## 12-stage binary ripple counter

## 74HC/HCT4040

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT           | UNIT LOAD COEFFICIENT |
|-----------------|-----------------------|
| $\overline{CP}$ | 0.85                  |
| MR              | 1.10                  |

**AC CHARACTERISTICS FOR 74HCT**


GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL                              | PARAMETER                                               | T <sub>amb</sub> (°C) |      |      |            |      |             |      | UNIT | TEST CONDITIONS        |           |
|-------------------------------------|---------------------------------------------------------|-----------------------|------|------|------------|------|-------------|------|------|------------------------|-----------|
|                                     |                                                         | 74HCT                 |      |      |            |      |             |      |      | V <sub>CC</sub><br>(V) | WAVEFORMS |
|                                     |                                                         | +25                   |      |      | −40 to +85 |      | −40 to +125 |      |      |                        |           |
|                                     |                                                         | min.                  | typ. | max. | min.       | max. | min.        | max. |      |                        |           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>0</sub>               |                       | 19   | 40   |            | 50   |             | 60   | ns   | 4.5                    | Fig.7     |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>Q <sub>N</sub> to Q <sub>n+1</sub> |                       | 10   | 20   |            | 25   |             | 30   | ns   | 4.5                    | Fig.7     |
| t <sub>PHL</sub>                    | propagation delay<br>MR to Q <sub>n</sub>               |                       | 23   | 45   |            | 56   |             | 68   | ns   | 4.5                    | Fig.7     |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                                  |                       | 7    | 15   |            | 19   |             | 22   | ns   | 4.5                    | Fig.7     |
| t <sub>W</sub>                      | clock pulse width<br>HIGH or LOW                        | 16                    | 7    |      | 20         |      | 24          |      | ns   | 4.5                    | Fig.7     |
| t <sub>W</sub>                      | master reset pulse<br>width; HIGH                       | 16                    | 6    |      | 20         |      | 24          |      | ns   | 4.5                    | Fig.7     |
| t <sub>rem</sub>                    | removal time<br>MR to $\overline{CP}$                   | 10                    | 2    |      | 13         |      | 15          |      | ns   | 4.5                    | Fig.7     |
| f <sub>max</sub>                    | maximum clock pulse<br>frequency                        | 30                    | 72   |      | 24         |      | 20          |      | MHz  | 4.5                    | Fig.7     |

## 12-stage binary ripple counter

74HC/HCT4040

## AC WAVEFORMS



- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
 HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

Fig.7 Waveforms showing the clock ( $\overline{\text{CP}}$ ) to output ( $Q_n$ ) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.  
 Also showing the master reset (MR) pulse width, the master reset to output ( $Q_n$ ) propagation delays and the master reset to clock ( $\overline{\text{CP}}$ ) removal time.

## PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".