

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT648**

Octal bus transceiver/register;  
3-state; inverting

Product specification  
File under Integrated Circuits, IC06

December 1990

# Octal bus transceiver/register; 3-state; inverting

## 74HC/HCT648

### FEATURES

- Independent register for A and B buses
- Multiplexed real-time and stored data
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT648 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT648 consist of bus transceiver circuits with 3-state inverting outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the "A" or "B"

bus will be clocked into the registers as the appropriate clock (CP<sub>AB</sub> and CP<sub>BA</sub>) goes to a HIGH logic level. Output enable ( $\overline{OE}$ ) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the "A" or "B" register, or in both. The select source inputs (S<sub>AB</sub> and S<sub>BA</sub>) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when  $\overline{OE}$  is active (LOW). In the isolation mode ( $\overline{OE}$  = HIGH), "A" data may be stored in the "B" register and/or "B" data may be stored in the "A" register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The "648" is functionally identical to the "646", but has inverting data paths.

### QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

| SYMBOL                              | PARAMETER                                                                                    | CONDITIONS                                    | TYPICAL |     | UNIT |
|-------------------------------------|----------------------------------------------------------------------------------------------|-----------------------------------------------|---------|-----|------|
|                                     |                                                                                              |                                               | HC      | HCT |      |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay $\overline{A}_n$ , $\overline{B}_n$ to $\overline{B}_n$ , $\overline{A}_n$ | C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V | 11      | 11  | ns   |
| f <sub>max</sub>                    | maximum clock frequency                                                                      |                                               | 75      | 88  | MHz  |
| C <sub>I</sub>                      | input capacitance                                                                            |                                               | 3.5     | 3.5 | pF   |
| C <sub>PD</sub>                     | power dissipation capacitance per channel                                                    | notes 1 and 2                                 | 30      | 31  | pF   |

### Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

### ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

Octal bus transceiver/register; 3-state;  
inverting

74HC/HCT648


PIN DESCRIPTION

| PIN NO.                        | SYMBOL                               | NAME AND FUNCTION                                |
|--------------------------------|--------------------------------------|--------------------------------------------------|
| 1                              | CP <sub>AB</sub>                     | A to B clock input (LOW-to-HIGH, edge-triggered) |
| 2                              | S <sub>AB</sub>                      | select A to B source input                       |
| 3                              | DIR                                  | direction control input                          |
| 4, 5, 6, 7, 8, 9, 10, 11       | $\overline{A}_0$ to $\overline{A}_7$ | $\overline{A}$ data inputs/outputs               |
| 12                             | GND                                  | ground (0 V)                                     |
| 20, 19, 18, 17, 16, 15, 14, 13 | $\overline{B}_0$ to $\overline{B}_7$ | $\overline{B}$ data inputs/outputs               |
| 21                             | $\overline{OE}$                      | output enable input (active LOW)                 |
| 22                             | S <sub>BA</sub>                      | select B to A source input                       |
| 23                             | CP <sub>BA</sub>                     | B to A clock input (LOW-to-HIGH, edge-triggered) |
| 24                             | V <sub>CC</sub>                      | positive supply voltage                          |



Octal bus transceiver/register; 3-state;  
inverting

74HC/HCT648



FUNCTION TABLE

| INPUTS <sup>(1)</sup> |     |           |           |          |          | DATA I/O <sup>(2)</sup>              |                                      | FUNCTION                                     |
|-----------------------|-----|-----------|-----------|----------|----------|--------------------------------------|--------------------------------------|----------------------------------------------|
| $\overline{OE}$       | DIR | $CP_{AB}$ | $CP_{BA}$ | $S_{AB}$ | $S_{BA}$ | $\overline{A}_0$ TO $\overline{A}_7$ | $\overline{B}_0$ TO $\overline{B}_7$ |                                              |
| H                     | X   | H or L    | H or L    | X        | X        | input                                | input                                | isolation                                    |
| H                     | X   | ↑         | ↑         | X        | X        |                                      |                                      | store $\overline{A}$ and $\overline{B}$ data |
| L                     | L   | X         | X         | X        | L        | output                               | input                                | real-time $\overline{B}$ data to A bus       |
| L                     | L   | X         | H or L    | X        | H        |                                      |                                      | stored $\overline{B}$ data to A bus          |
| L                     | H   | X         | X         | L        | X        | input                                | output                               | real-time $\overline{A}$ data to B bus       |
| L                     | H   | H or L    | X         | H        | X        |                                      |                                      | stored $\overline{A}$ data to B bus          |

Notes

1. H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
↑ = LOW-to-HIGH level transition
2. The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

Octal bus transceiver/register; 3-state;  
inverting

74HC/HCT648




Fig.5 Logic diagram.

# Octal bus transceiver/register; 3-state; inverting

74HC/HCT648

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER                                                                                   | T <sub>amb</sub> (°C) |                |                 |                 |                 |                 |                 | UNIT | TEST CONDITIONS        |                 |
|-------------------------------------|---------------------------------------------------------------------------------------------|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|------------------------|-----------------|
|                                     |                                                                                             | 74HC                  |                |                 |                 |                 |                 |                 |      | V <sub>CC</sub><br>(V) | WAVEFORMS       |
|                                     |                                                                                             | +25                   |                |                 | −40 to +85      |                 | −40 to +125     |                 |      |                        |                 |
|                                     |                                                                                             | min.                  | typ.           | max.            | min.            | max.            | min.            | max.            |      |                        |                 |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>     |                       | 39<br>14<br>11 | 135<br>27<br>23 |                 | 170<br>34<br>29 |                 | 205<br>41<br>35 | ns   | 2.0<br>4.5<br>6.0      | Fig.6           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CP <sub>AB</sub> , CP <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub> |                       | 74<br>27<br>22 | 230<br>46<br>39 |                 | 290<br>58<br>49 |                 | 345<br>69<br>59 | ns   | 2.0<br>4.5<br>6.0      | Fig.7           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>S <sub>AB</sub> , S <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>   |                       | 55<br>20<br>16 | 190<br>38<br>32 |                 | 240<br>48<br>41 |                 | 285<br>57<br>48 | ns   | 2.0<br>4.5<br>6.0      | Fig.8           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable<br>time OE to A <sub>n</sub> , B <sub>n</sub>                         |                       | 52<br>19<br>15 | 175<br>35<br>30 |                 | 220<br>44<br>37 |                 | 265<br>53<br>45 | ns   | 2.0<br>4.5<br>6.0      | Fig.9           |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable<br>time OE to A <sub>n</sub> , B <sub>n</sub>                        |                       | 61<br>22<br>18 | 175<br>35<br>30 |                 | 220<br>44<br>37 |                 | 265<br>53<br>45 | ns   | 2.0<br>4.5<br>6.0      | Fig.9           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable<br>time DIR to A <sub>n</sub> , B <sub>n</sub>                        |                       | 52<br>19<br>15 | 175<br>35<br>30 |                 | 220<br>44<br>37 |                 | 265<br>53<br>45 | ns   | 2.0<br>4.5<br>6.0      | Fig.10          |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable<br>time DIR to A <sub>n</sub> , B <sub>n</sub>                       |                       | 55<br>20<br>16 | 175<br>35<br>30 |                 | 220<br>44<br>37 |                 | 265<br>53<br>45 | ns   | 2.0<br>4.5<br>6.0      | Fig.10          |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                                                                      |                       | 14<br>5<br>4   | 60<br>12<br>10  |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  | ns   | 2.0<br>4.5<br>6.0      | Fig.6 and Fig.8 |
| t <sub>W</sub>                      | clock pulse width<br>HIGH or LOW<br>CP <sub>AB</sub> or CP <sub>BA</sub>                    | 80<br>16<br>14        | 25<br>9<br>7   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.7           |
| t <sub>su</sub>                     | set-up time<br>A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>       | 60<br>12<br>10        | 0<br>0<br>0    |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.7           |
| t <sub>h</sub>                      | hold time<br>A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>         | 35<br>7<br>6          | 6<br>2<br>2    |                 | 45<br>9<br>8    |                 | 55<br>11<br>9   |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.7           |
| f <sub>max</sub>                    | maximum clock pulse<br>frequency                                                            | 6.0<br>30<br>35       | 22<br>68<br>81 |                 | 4.8<br>24<br>28 |                 | 4.0<br>20<br>24 |                 | MHz  | 2.0<br>4.5<br>6.0      | Fig.7           |

---

**Octal bus transceiver/register; 3-state;  
inverting**

---

**74HC/HCT648**

---

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT                                                                             | UNIT LOAD COEFFICIENT |
|-----------------------------------------------------------------------------------|-----------------------|
| $\overline{S}_{AB}$ , $\overline{S}_{BA}$                                         | 0.60                  |
| $\overline{A}_0$ to $\overline{A}_7$ ; and $\overline{B}_0$ to $\overline{B}_7$ ; | 0.75                  |

| INPUT                                         | UNIT LOAD COEFFICIENT |
|-----------------------------------------------|-----------------------|
| $\overline{CP}_{AB}$ ; $\overline{CP}_{BA}$ ; | 1.50                  |
| $\overline{OE}$                               | 1.50                  |
| $\overline{DIR}$                              | 1.25                  |

# Octal bus transceiver/register; 3-state; inverting

74HC/HCT648

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL                              | PARAMETER                                                                                   | T <sub>amb</sub> (°C) |      |      |            |      |             |      | UNIT | TEST CONDITIONS        |                 |
|-------------------------------------|---------------------------------------------------------------------------------------------|-----------------------|------|------|------------|------|-------------|------|------|------------------------|-----------------|
|                                     |                                                                                             | 74HCT                 |      |      |            |      |             |      |      | V <sub>CC</sub><br>(V) | WAVEFORMS       |
|                                     |                                                                                             | +25                   |      |      | −40 to +85 |      | −40 to +125 |      |      |                        |                 |
|                                     |                                                                                             | min.                  | typ. | max. | min.       | max. | min.        | max. |      |                        |                 |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>     |                       | 14   | 27   |            | 34   |             | 41   | ns   | 4.5                    | Fig.6           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CP <sub>AB</sub> , CP <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub> |                       | 25   | 46   |            | 58   |             | 69   | ns   | 4.5                    | Fig.7           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>S <sub>AB</sub> , S <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>   |                       | 20   | 38   |            | 48   |             | 57   | ns   | 4.5                    | Fig.8           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable<br>time<br>OE to A <sub>n</sub> , B <sub>n</sub>                      |                       | 21   | 40   |            | 50   |             | 60   | ns   | 4.5                    | Fig.9           |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable<br>time<br>OE to A <sub>n</sub> , B <sub>n</sub>                     |                       | 20   | 35   |            | 44   |             | 53   | ns   | 4.5                    | Fig.9           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable<br>time<br>DIR to A <sub>n</sub> , B <sub>n</sub>                     |                       | 20   | 40   |            | 50   |             | 60   | ns   | 4.5                    | Fig.10          |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable<br>time<br>DIR to A <sub>n</sub> , B <sub>n</sub>                    |                       | 21   | 35   |            | 44   |             | 53   | ns   | 4.5                    | Fig.10          |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                                                                      |                       | 5    | 12   |            | 15   |             | 18   | ns   | 4.5                    | Fig.6 and Fig.8 |
| t <sub>W</sub>                      | clock pulse width<br>HIGH or LOW<br>CP <sub>AB</sub> or CP <sub>BA</sub>                    | 16                    | 7    |      | 20         |      | 24          |      | ns   | 4.5                    | Fig.7           |
| t <sub>su</sub>                     | set-up time<br>A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>       | 12                    | 2    |      | 15         |      | 18          |      | ns   | 4.5                    | Fig.7           |
| t <sub>h</sub>                      | hold time<br>A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>         | 5                     | 0    |      | 5          |      | 5           |      | ns   | 4.5                    | Fig.7           |
| f <sub>max</sub>                    | maximum clock pulse<br>frequency                                                            | 30                    | 80   |      | 24         |      | 20          |      | ns   | MHz                    | Fig.7           |



# Octal bus transceiver/register; 3-state; inverting

74HC/HCT648

## AC WAVEFORMS




Fig.6 Waveforms showing the input  $\bar{A}_n, \bar{B}_n$  to output  $\bar{B}_n, \bar{A}_n$  propagation delays and the output transition times.




Fig.7 Waveforms showing the  $\bar{A}_n, \bar{B}_n$  to  $CP_{AB}, CP_{BA}$  set-up and hold times, clock  $CP_{AB}, CP_{BA}$  pulse width, maximum clock pulse frequency and the  $CP_{AB}, CP_{BA}$  to output  $\bar{B}_n, \bar{A}_n$  propagation delays.






Fig.8 Waveforms showing the input  $S_{AB}, S_{BA}$  to output  $\bar{B}_n, \bar{A}_n$  propagation delays and output transition times.




## 74HC/HCT648



# Octal bus transceiver/register; 3-state; inverting

74HC/HCT648

## APPLICATION INFORMATION



---

Octal bus transceiver/register; 3-state;  
inverting

---

74HC/HCT648

---

**PACKAGE OUTLINES**

See *"74HC/HCT/HCU/HCMOS Logic Package Outlines"*.